

TESTING OF VLSI CIRCUITS IN DATA- SELECTABLE SELF-GATING USING BIST ALGORITHM

Mrs.K.Janaki¹, M.Aravind², V.B. Barath³, S.Dharani Dharan⁴,

¹ Assistant Professor, ^{2,3,4} UG Student,

Department of Electronics and Communication Engineering,

M.Kumarasamy College of Engineering, Karur, Tamilnadu

Abstract

The low-power configuration is a key consideration in input vector checking simultaneous coordinated self-check (BIST) for current design. The clock must be thought about all things considered to systems by the XOR, that is useful in diminishing the power usage. While applying XOR self-gating, dynamic quality consumption is decreased, yet the quantity of required test designs on the testing feature is swelled. In this short, we underwrite BIST basically based Information selectable self-gating (BIST-D), to apply insights and output records specifically to take out the futile clock flipping of flip-flops. These plans are assessed dependent on the equipment overhead and the simultaneous check inactivity (CTL), which the time required for the check to finish, while the circuit works typically. At the point when the realities driven self-gating method is utilized, the dynamic power of the move activity which may blast too much during the sweep investigate can be decreased. The proposed plan is appeared to complete essentially higher than the current plans with appreciate to the equipment overhead and CTL traded off.

Key words: BIST, CTL, Self-gating, Hardware overhead.

I. INTRODUCTION

Prerequisites for quickened graphical execution in cell GPUs have swollen bolstered most recent mechanical headways, that grasp the Web of - Things (IoT) projects and profound meaning to capture upheld neighbourhood coaching. Parallel calculation in a not many centre and higher working frequencies for prevalent execution has quite amassed vitality consumption. All practical low-quality arrangements must be constrained to be taken into thought to prevent power utilization from transforming into Partner in nursing generally speaking execution limitation. Clock gating might be a generally utilized low-vitality format procedure for move quality reduction. Synthesis essentially based all clock gating is that the most widely utilized technique. However, in any event, receiving amalgamation-based clock gating, a few repetitive clocks beat square measure remaining. XOR self-gating (information driven clock gating) has been wanted to cure this issue. A naturally individual test (BIST) or incorporated investigate (BIT) might be a system that allows an apparatus to check itself. Engineers style BISTs to fulfil what comprehensive of High reliability and Low join process durations or limitations like confined expert openness and benefit of testing all through manufacture the most purpose for BIST is scale back to minimize the unpredictability and in this way decline the value and lessen dependence upon outside (design program) check instrumentality. BIST decreases cost in two manners by which like Decrease of investigate cycle period and in this way the unpredictability of the test arrangement is diminished by reducing the measure of I/O flags that must be analysed underneath analyser management. The BIST name and origination began with the idea of together with a pseudorandom go generator (PRNG) and cyclic repetition check (CRC) on the IC. On the off chance that the entirety of the registers that protect nation in Partner in Nursing IC square measure on one or

a great deal of inward sweep chains, at that point the work of the registers and hence the combinatory rationale between them can produce an absolutely unmistakable CRC signature over an outsized enough example of irregular sources of info. In this way, all Partner in Nursing IC need do is search the foreseen CRC mark and check for it when an outsized enough example set sort the PRNG. The CRC differentiation with foreseen signature or the significant resultant CRC mark is regularly gotten to by means of the JTAG IEEE 1149.1 standard. Design for investigate ("Plan for Testability" or "DFT") represents IC style techniques that add bound testability abilities to an equipment item style. The reason of the intercalary capacities is that they make it simpler to widen and apply creating tests for the apply delivering tests for the structured hardware the clarification tests is to approve that the product equipment incorporates no assembling imperfections that may, something else, unfavourably affect the item's right working. Tests square measure implemented at numerous means inside the equipment delivering and, positively item, likewise will be utilized for equipment support inside the client's environment.

II.EXISTING SYSTEM

A conventional XOR self-gating structure is offered in Fig.1 By utilizing oneself gating presence of mind, futile clock flipping is gated by looking at the D and Q alarms of the flip-flops. A few flip-flops are gated aggregately in one self-gating foundation to decrease the equipment overhead. The yield markers of XOR cells inside a gathering are connected to the OR cell. The yield of the OR cell transforms into a permitting signal (EN) for the clock-gating cell. XOR gating cell is helpful for quality decrease, anyway the rationale is difficult to test. On account of the stuck-at zero (SA0) flaws of each XOR cell, they are not in actuality analyzed with a little scope of examples. Since all fan-in and fan-out decision making ability tasks of the flip flounders in a set must be mulled over all in all to create right examples, the amount of count and the quest space for ATPG are expanded.




Fig.1. Block Diagram of Self-gating Structure

On account of stuck-at one (SA1) blames over the OR cell in oneself gating rationale appeared in Fig.1 Are repetitive flaws. The repetitive shortcomings can be misclassified as a never again identified flaw class, causing issue inclusion debasement or then again developing the example checks. These SA1 issues don't practically influence circuit tasks, yet extra equipment for testing or issues to adapting to the deficiency directions are required. Through experimentation, over 100% example include increments are resolved much of the time and there is where the example check duplicated up to about 300% with the customary self-gating.

III.PROPOSED SYSTEM

A Direct remark move checks in is utilized for producing test styles with diminished exchanging exercises. Here investigates design comprises of m bit counter, dim code generator, LP-LFSR, NOR entryway and XOR door. The m bit counter is introduced with zeros, in the event that you need to produce accept a gander at designs as much as 2m. Counter and dark code generator are synchronized

with a typical clock. At the point when counter pattern is zero, at that point the yield of NOR door is prepared as one. Just while the NOR entryway yield is one, the clock signal is actualized to set off the LP-LFSR to produce the ensuing seed. This seed and the yield arrangement from the dark code generator are unique OR ed to produce the last yield. This effectively lessens the switching activities which brings about low force. For each 2m clock cycles the seed cost is changed and directly here no disentangling rationale is utilized. The square graph of the gadget is appeared as in figure. The principle idea of the proposed approach is to make oneself gating rationale empowered in test move modes through choosing the practical information or the output information (SI) for assessing information. What's more, in spite of a solitary sweep check design, numerous issues in oneself gating good judgment might be tried by applying different sign combos for each move cycle.




Fig.2. Block Diagram of BIST




Fig.3. Block diagram of test pattern generator




Fig.4.LP-LFSR block diagram

3.1 CUT

We can uphold swell bring viper (RCA) as the circuit to be tried.





Fig 5 Circuit Diagram of 4- bit ripple carry adder

Various complete viper circuits can fell in corresponding to highlight a N-bit amount. The N variety of full adder circuits are needed for parallel adder .When we consider it as a NOT gate if the input is “0” then the output will be “1”.After the software become 1the output will be “1” then the NOT gate start to work. Then the Figure prove the 4-bit ripple carry adder.

3.2 OUTPUT RESPONSE ANALYSIS

Duplication can be utilized in yield reaction analyzer and the square outline is as appeared in Figure

Fig.6. Block Diagram of output response analyser



3.3 CONTROLLER UNIT

The test controller must be a different substance intended to control the length of the introduction grouping and BIST succession. This is fundamental for the activity of Circular BIST during framework level testing.

IV RESULT




Fig 7 RTL diagram for BIST architecture

The RTL design is normally caught the use of an equipment depiction language (HDL) comprising of Verilog or VHDL. While those dialects are fit for characterizing structures at different phases of deliberation, it's miles normally the RTL semantics of those dialects, and in reality, a subset of those dialects characterized in light of the fact that the synthesizable subset. Along these lines the language builds that can be dependably encouraged directly into a decision-making ability combination device which in flip makes the entryway degree deliberation of the design that is utilized for all downstream execution tasks.






Fig 8 Technology view

The RTL schematic of the entire testing square is demonstrated in Fig. What's more, that of the BIST controller without anyone else is appeared as indicated by the fig underneath. The circuit under check is the check circuit which is situated for giving it a shot. At first a wonderfully running circuit is situated inside the chip attachment that is situated off-chip regarding the parent chip lodging the LFSR, MISR, Signature sign in and the BIST controller. Once there's a need of testing the ideal hardware is snared to the figure chip and is run.

4.1 OUTPUT ANALYSIS



Device Utilization Summary (estimated values)			
Logic Utilization	Used	Available	Utilization
Number of Slice Registers	13	4800	0%
Number of Slice LUTs	28	2400	1%
Number of fully used LUT-FF pairs	11	30	36%
Number of bonded IOBs	20	102	19%
Number of BUFG/BUFGCTRLs	3	16	18%

Fig 9 Device Utilization Summary

A plan deliberation which models an advanced circuit regarding the progression of computerized signals (information) between equipment registers, and the sensible tasks performed on those signs additionally the utilized LUT, IOs are appeared by the rundown report.

V.CONCLUSION AND FUTURE WORK

Another LP BIST technique has been proposed the utilization of weighted investigate empower signal-basically based pseudorandom test design age and LP deterministic BIST and reseeding. The new methodology comprises of two separate stages:

1) LP weighted pseudorandom design period and

2) LP deterministic BIST with reseeding. The primary section chooses loads for registration signs of the test chains in the actuated sub circuits. Another technique has been proposed to pick the crude polynomial and the wide assortment of more data sources infused at the LFSR. Another LP reseeding plan, which guarantees LP tasks for all clock cycles, has been proposed to likewise diminish check actualities put away on-chip. Trial results have affirmed the exhibition of the proposed strategy by appear differently in relation to a present LP BIST procedure.

REFERENCES

[1] M. L. Bushnell and V. D. Agrawal, Essentials of Electronic Testing. Norwell, MA, USA: Kluwer, 2000.

- [2] N. Z. Basturkmen, S. M. Reddy, and I. Pomeranz, "A low power pseudorandom BIST technique," *J. Electron. Test., Theory Appl.*, vol. 19, no. 6, pp. 637–644, Dec. 2003.
- [3] M. Chatterjee and D. K. Pradhan, "A BIST pattern generator design for near-perfect fault coverage," *IEEE Trans. Comput.*, vol. 52, no. 12, pp. 1543–1558, Dec. 2003.
- [4] A. Al-Yamani, N. Devta-Prasanna, 2007 E. Chmelar, M. Grinchuk, and A. Gunda, "Scan test cost and power reduction through systematic scan reconfiguration", *IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst.*, vol. 26, no. 5, pp. 907–918, May 2007.
- [5] S. Banerjee, D. R. Chowdhury, and B. B. Bhattacharya, 2007 "An efficient scan tree design for compact test pattern set," *IEEE Trans. Comput. - Aided Des. Integra. Circuits Syst.*, vol. 26, no. 7, pp. 1331–1339, Jul. 2007.
- [6] A. S. Abu-Issa and S. F. Quigley, 2009 "Bit-swapping LFSR and scan-chain ordering: A novel technique for peak- and average-power reduction in scan-based BIST," *IEEE Trans. Comput. -Aided Des. Integr. Circuits Syst.*, vol. 28, no. 5, pp. 755–759, May 2009.
- [7] M.Annakamatchi, V.Keralshalini," Design of Spiral Shaped Patch Antenna for Bio-Medical Applications", *International Journal of Pure and Applied Mathematics*, Online ISSN No.: 1314-3395,Print ISSN No.:1311-8080 ,Vol. No.:118, Issue No.:11,pp.131-135,2018.
- [8] S.Palanivel Rajan, "A Significant and Vital Glance on "Stress and Fitness Monitoring Embedded on a Modern Telematics Platform", *Telemedicine and e-Health Journal*, Vol.20, Issue 8, pp.757-758, 2014.
- [9] S.Palanivel Rajan, T.Dinesh, "Systematic Review on Wearable Driver Vigilance System with Future Research Directions", *International Journal of Applied Engineering Research*, Vol. 2, Issue 2, pp.627-632, 2015.
- [10] S.Palanivel Rajan, S.Vijayprasath, "Performance Investigation of an Implicit Instrumentation Tool for Deadened Patients Using Common Eye Developments as a Paradigm", *International Journal of Applied Engineering Research*, Vol.10, Issue 1, pp.925-929, 2015.
- [11] M.Manikandan,N.V.Andrews, V.Kavitha, "Investigation On Micro Calification Of Breast Cancer From Mammogram Image Sequence" *International Journal of Pure and Applied Mathematics*, Online ISSN No.: 1314-3395, Print ISSN No.: 1311-8080, Vol. No.: 118, Issue No.: 20, pp. 645-649,2018.
- [12] Sivaranjani S, Kaarthik K, MEDICAL IMAGING TECHNIQUE TO DETECT TUMOR CELLS, *International Journal of Pure and Applied Mathematics*, Vol. 118, Issue 11, pp.399 – 404 , 2018.
- [13] S.Palanivel Rajan, T.Dinesh, "Statistical Investigation of EEG Based Abnormal Fatigue Detection using LabVIEW", ", *International Journal of Applied Engineering Research*, Vol. 10, Issue 43, pp. 30426-30431, 2015.
- [14] Z. Chen, D. Xiang, and B. Yin, "The ATPG conflict-driven scheme for high transition fault coverage and low-test cost," in *Proc. 27th IEEE VLSI Test Symp.*, May 2009, pp. 146–151.
- [15] Z. Chen and D. Xiang, 2010 "Low-capture-power at-speed testing using partial launch-on-capture test scheme," in *Proc. 28th IEEE VLSI Test Symp.*, May 2010, pp. 141–146.
- [16] K Kaarthik, C Vivek, "Variable Latency Approach in VLSI Adder Implemented to Reduce Area and Power", *Indian Journal of Science and Technology*, Vol. 11, Issue 18, pp.1-7, 2018.
- [17] K. Kaarthik, S. Pradeep, S. Selvi, "An Efficient Architecture Implemented to Reduce Area in VLSI Adders", *Imperial Journal of Interdisciplinary Research (IJIR)*, Vol.3, Issue 2, pp. 326-330, 2017

- [18] S.Palanivel Rajan, et.al., “Intelligent Wireless Mobile Patient Monitoring System”, IEEE Digital Library Xplore, ISBN No. 978-1-4244-7769-2, INSPEC Accession Number: 11745297, IEEE Catalog Number: CFP1044K-ART, pp. 540-543, 2010.
- [19] S.Palanivel Rajan, et.al., “Cellular Phone based Biomedical System for Health Care”, IEEE Digital Library Xplore, ISBN No. 978-1-4244-7769-2, INSPEC Accession Number: 11745436, IEEE Catalog Number: CFP1044K-ART, pp.550-553, 2010.
- [20] S.Palanivel Rajan, et.al., “Performance Evaluation of Mobile Phone Radiation Minimization through Characteristic Impedance Measurement for Health-Care Applications”, IEEE Digital Library Xplore, ISBN : 978-1-4673-2047-4, IEEE Catalog Number: CFP1221T-CDR, 2012.
- [21] S.Palanivel Rajan, et.al., “Experimental Explorations on EOG Signal Processing for Real Time Applications in LabVIEW”, IEEE Digital Library Xplore, ISBN : 978-1-4673-2047-4, IEEE Catalog Number: CFP1221T-CDR, 2012.
- [22] K Kaarthik, C Vivek, "Hybrid Han Carlson Adder Architecture for Reducing Power and Delay", Middle-East Journal of Scientific Research, Vol. 24, Special Issue, pp. 308-313,2016.
- [23] Dr.S.Palanivel Rajan, Dr.C.Vivek, “Performance Analysis of Human Brain Stroke Detection System Using Ultra Wide Band Pentagon Antenna”, Sylwan Journal, ISSN No.: 0039-7660, Vol. No.: 164, Issue : 1, pp. 333–339, 2020.
- [24] Dr.S.Palanivel Rajan, Dr.C.Vivek, “Analysis and Design of Microstrip Patch Antenna for Radar Communication”, Journal of Electrical Engineering & Technology, Online ISSN No.: 2093-7423, Print ISSN No.: 1975-0102, Vol. No.: 14, Issue : 2, DOI: 10.1007/s42835-018-00072-y, pp. 923–929, 2019.
- [25] Dr.S.Palanivel Rajan, M.Paranthaman, “Characterization of Compact and Efficient Patch Antenna with single inset feeding technique for Wireless Applications”, Journal of Applied Research and Technology, ISSN: 1665–6423, Vol. 17, Issue 4, pp. 297-301, 2019.
- [26] Dr.S.Palanivel Rajan, L.Kavitha, “Automated retinal imaging system for detecting cardiac abnormalities using cup to disc ratio”, Indian Journal of Public Health Research & Development, Print ISSN: 0976-0245, Online ISSN: 0976-5506, Vol. No.: 10, Issue : 2, pp.1019-1024, DOI : 10.5958/0976-5506.2019.00430.3, 2019.
- [27] Dr.S.Palanivel Rajan, M.Paranthaman, “Novel Method for the Segregation of Heart Sounds from Lung Sounds to Extrapolate the Breathing Syndrome”, Bioscience Biotechnology Research Communications, ISSN: 0974-6455, Vol. 12, Issue : 4, pp. 245-253, DOI: 10.21786/bbrc/12.4/1, 2019.
- [28] Dr.S.Palanivel Rajan, “Design of Microstrip Patch Antenna for Wireless Application using High Performance FR4 Substrate”, Advances and Applications in Mathematical Sciences, ISSN No.: 0974-6803, Vol. No.: 18, Issue : 9, pp. 819-837, 2019.
- [29] M.Paranthaman, S.Palanivel Rajan, “Design of H Shaped Patch Antenna for Biomedical Devices”, International Journal of Recent Technology and Engineering, ISSN : 2277-3878, Vol. No. 7, Issue:6S4, pp. 540-542, Retrieval No.: F11120476S4/19©BEIESP, 2019.
- [30] Synopsys. ASTRO: Advanced Place-and-Route Solution for SoC Design, accessed on Mar. 1, 2015. [Online].Available: <http://www.synopsys.com/products/astro/astro.html>
- [31] M. Filipek et al., “Low-power programmable PRPG with test compression capabilities,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 23, no. 6, pp. 1063–1076, Jun. 2015.