1.
Pandimeena R, Annapoorani A, Mohnish K, Thanesh S. Compare and Analysis of N-bit Universal Shift Register using Reversible Logic. IJCA [Internet]. 2020Apr.18 [cited 2021Sep.21];13(02):526 -533. Available from: https://sersc.org/journals/index.php/IJCA/article/view/10183