et. al RKA. EFFICIENT PERFORMANCE MODELLING AND IMPLEMENTING LPDIR AND DIR SADC MEMORY CONTROLLER USING VERILOG. IJAST [Internet]. 2020Jan.13 [cited 2025Feb.12];29(2):2334 -27. Available from: https://sersc.org/journals/index.php/IJAST/article/view/3656