et. al, Radha Krishna AN. “EFFICIENT PERFORMANCE MODELLING AND IMPLEMENTING LPDIR AND DIR SADC MEMORY CONTROLLER USING VERILOG.”. International Journal of Advanced Science and Technology 29, no. 2 (January 13, 2020): 2334 - 2347. Accessed October 6, 2022. https://sersc.org/journals/index.php/IJAST/article/view/3656.