Return to Article Details Design of Modified High Speed Multiplier using Reversible logic and FPGA Implementation in Matrix Multiplication for Image Enhancement Download Download PDF