International Journal of Advanced Science and Technology
Vol. 29, No. 6, (2020), pp. 3435 - 3443

Implementation of Low Power Cam Interface for Fault Tolerant Data Access Technique

[1]Dr. K. Raju, [2]Kanisetty Swathi, [3]P.Sampath Kumar, [4]K. Saikumar, [5]Mr.A.Sampath Dakshina Murthym

[1]Professor, Dept.of ECE, Narasaraopeta Engineering College, Narasaraopet, Guntur, AP, India.
[2]Assistant Professor, Department of ECE Vignan's Institute of Information Technology (A), Duvvada Visakhapatnam A.P India

[3]Associate Professor, Mallareddy institute of technology, Hyderabad, India

[4]Research Scholar, Department of Electronics and communications Engineering, Koneru Lakshmaiah Education Foundation, Vaddeswaram, Guntur, Andhra Pradesh, India, Scopus id: 56974413100 Orchid: 0000-0002-9960-6373

[5]Assistant Professor, Department of ECE, Vignan's Institute of Information Technology (A), Duvvada, Visakhapatnam, 530049 Scopus id: 56974413100 Orchid: 0000-0002-9960-6373

Email: saikumarkayam4@ieee.org

Abstract

CAM interface is an excellent research area in VLSI technology; it has more advantage in several real-time applications such as chip-design, mobile-applications and wireless-medical applications. The fault tolerance and efficiency-related to CAM design are improved compared to previous VLSI technologies. Every VLSI chip design performance is mainly depending upon power and memory access. In this work, a new memory interface CAM model has been introducing for faster interfacing and low power applications. At final performance metrics like power, area and speed of operations are compared with existed methods. The proposed CAM interface model competes with modern technologies.

Keywords:*VLSI-CAM, interface, power, area. Computing measure, fault free interface, data accessing, CAM interfacing.*

1. Introduction

CAM interface has its very own interest in different ongoing applications. The interface configuration is constrained because of a double bottleneck of speed and precision of mapping. Wherein memory interface is a limitation with tending to and information bring, there consistently exists a likelihood of deficiency condition and mistake in information recovery. it is thus required to have a flaw-free interface with a higher speed to get a proficient CAM planning in computerized framework. Towards the goal of acquired a shortcoming free and ideal execution in VLSI plan of CAM interface, different past works were proposed. In [15] element painting the standard of CAM capacities at transistors and circuits stage

Consisting of center cells, coordinate line and search line systems and energy usage definition. Likewise, strength and location diminishing strategies are added on the circuit stage. Down to earth plan on an engineering stage is displayed by [11]. The proposed CAM chip configuration relies upon on an exchange to the RAM chip circuit clarified in [16].

ISSN: 2005-4238 IJAST

CAM recollections upgraded with "couldn't care less" states are utilized for a gradually complicated task like gadget based totally Network Intrusion Detection and Prevention Frameworks [3].CAMs has one clock period throughput setting them up quicker than other equipment along programming based totally inquiry frameworks. CAMs likewise utilized in a vast collection of utilizations required excessive search speeds. A circuit can be attempted without a second's put off and for all, alongside the expectation that after the circuit seemingly is sans shortcoming it will go all through its ordinary existence-time; it is understand disconnected trying out [9]. Be that as it could, its far supposition does not hold for modern ICs, contingent upon profound sub-micron innovation, due to they'll energize disappointments even inactiveness inside an ordinary lifetime. For deliberating this difficulty sometimes repetitive hardware will preserve on-chip which supplants the harmed components. To empower the substitution of damaged hardware, the ICs are tried before on every occasion they startup. On the off risk that a shortcoming is discovered, a chunk of the

circuit (having the flaw) is supplanted with a referring to repetitive circuit component (by way of straightening out institutions).Testing a circuit every time before the startup is known as Built-In-Self-Test (BIST) [2]. When BIST reveals a shortcoming, their amendment in associations with supplanting the wrong element with a deficiency-loose one is a structural problem. BIST lessens an opportunity to test a chip. From the points of view of reconfigurable and flexibility, reminiscence designs are captivating when you consider that reminiscence is adaptable and flexible. The Aho–Corasick calculation [1] is the maximum famous calculation which takes into consideration coordinating extraordinary string designs. [5] Proposed a configurable string coordinating quickening agent depending on memory utilization of the AC FSM. [13] Proposed the bit-split calculation dividing a big AC state device into little country machines to fundamentally lower the memory necessities.[4] Presented an FPGA execution of the bit - cut up string coordinating the engineering. [14] Proposed to reduce the memory size by using relabeling conditions of the AC state device. Furthermore, [10] proposed to make use of the Label Transition Table and CAM-primarily based Lookup Table to basically diminish the reminiscence size. [8], [6] proposed a hash-primarily based example coordinating coprocessor wherein memory is applied to save the rundown of substrings and the state adjustments [12]. Proposed an instance coordinating calculation which adjusts the AC calculation to reflect on consideration on specific characters one after any other. Besides, the connect addressable memories (CAM) is also broadly applied for string coordinating in mild of the reality that it is able to coordinate the complete design without a moment's delay when the example is moved beyond the camp.

2. Caminterface

A kind of memory ordinarily utilized in numerous sorts of exchanging circuits is a Content Addressable Memory (CAM). Contrasted with a Random Access Memory (RAM), a Content Addressable Memory (CAM) has a remarkable technique for getting to information words inside the memory. In a Random Access memory, during a read operation an address is supplied that uniquely identifies one location within the memory. The memory responds with a data word stored in the addressed memory location. The Content Addressable reminiscence is a particular purpose Random Access Memory machine that may be gotten to via scanning for records content. For this purpose, it is tended to by means of partner the data, all the whilst with all the putaway phrases and creates yield signal to show the in shape condition among the facts and the put-away phrases. This hobby is alluded to as association or move-exam and this type of reminiscence is otherwise known as cooperative reminiscence. In this period of brief processors and processors with numerous centers, there is a prerequisite for quicker and greater reminiscences. Be that as it may, these days the rate of recollections can not coordinate with the speed of processors. So there's the requirement for quick memory controllers. A memory controller is aware of controlling the reminiscence

ISSN: 2005-4238 IJAST

through an interface. The controller is relied upon to synchronize the statistics flow between the processor on one aspect of the controller and the memory on the alternative side. To accomplish this, the controller needs to renowned the solicitations from the processor aspect and convert them to a structure reasonable to the reminiscence and execute the solicitations.

The instance fees requirement for CAM frameworks changes Over several sets of size, contingent on the forms of a signal being controlled. Much of the time, check rates are very excessive with appreciate to the essential clock process duration of the accessible system innovation. An extra project in CAM shape affirmation is the requirement for cheap check statistics. Numerous CAM frameworks should meet amazingly thorough velocity goals due to the fact that they work on sizable fragments of a certifiable flag in actual Time. Another key ordinary for a CAM framework is its instance fee: the charge at which checks are expended, prepared or created. Joined with the multifaceted nature of the calculations, the instance price decides the specified speed of the execution innovation. The proof of CAM paintings regularly wishes thoughts-boggling, realistic check alerts. The improvement of CAM framework begins with the inspiration of conditions for the framework. These prerequisites may additionally incorporate energy, length, weight, transmission potential, and sign first-class. During the shape improvement, the architect is commonly worried approximately investigating methods to deal with looking after the issues supplied with the aid of the determinations at a dynamic level. At the calculation improvement degree, the writer needs to have the choice to decide and discover specific avenues concerning each the controlled conduct and the dealing with conduct of the utility. Framework engineering uses to portray the overall willpower and affiliation of the essential system and programming segments in a framework is then a primary errand. In choosing framework engineering, the creator's data resources usually comprise the calculations and other users to be actualized. The plan of framework engineering is often the most giant develop within the shape process concerning its impact at the item's exhibition, value and configuration time. Sign making ready programming is perhaps the most good sized piece of CAM framework programming. Numerous CAM frameworks are actualized utilizing performing various duties, which calls for an ongoing running framework to prepare the execution of various assignments. CAM framework includes the advancement of recent device, in particular, those frameworks targeted at price-sensitive, high-extent applications. Framework mix wishes to arise for the duration of the plan procedure.

As the plans are subtle, the combination is moreover subtle. Beginning framework reconciliation from the get-cross inside the plan manner and refining the combination as configuration maintains prepare for generally direct closing framework coordination. The gift CAM frameworks, in comparison to the universally beneficial reminiscence, utilize a non-uniform tending to reveal in which the critical segments of the reminiscence framework are the DRAM and double tag fewer SRAMs are referenced thru completely separate quantities of the area space. A run of the mill CAM interface is delineated in figure 1.



ISSN: 2005-4238 IJAST



Figure 2: projected CAM interfacing architecture

3.FAULTTOLERANTDATAACCESSIN CAM

In the design of a fault free data access in CAM interface a new interfacing architecture is proposed. The proposed inter face block diagram is revealed in figure2 below.

The inter face unit has a input computing unit for block generation and a fault tolerant unit to control the fault data access in memory accessing. The overall operation flow diagram of the anticipated move toward is illustrated in fig/2.



Figure 2: operational flow chart for the planned approach

The anticipated system effort on the principal of coding the data in block level and unit the patterns and its corresponding state of matching based on the distinct patterns to minimize the state transition. The table below illustrates the type of common pattern observed in the CAM interface.

Patterns	Similarity count
a b c d	0
e b af	1
e b c f	2
e b c d	3

Table1: Possible patterns observed in the CAM interface.

ISSN: 2005-4238 IJAST

The possible state collapsing is illustrated infigure3.



Fig:3: state collapsing for the given patterns

This collapsing minimizes the transition over head hence improve the speed of processing, however the isolation of the pattern may be destructed once the` patterns are grouped in large value. the issue observed with the higher level of state fusion is illustrated in figure4.



Figure 4: Fusion of FSM in CAM

In addition to the constraint in state fusion, the fault diagnosed are limited to bit and byte level in the memory interface. In the proposed design approach, the test operation in the bit/byte mode operation is illustrated in figure 5.



Figure 5: bit/byte operation mode for the proposed system (a), bit fault , (b) byte faults

For the assessment of the proposed methodology, a practical portrayal is characterized in the HDL condition. A planning recreation result for the proposed methodology is done and the outcomes got are assessed as,

ISSN: 2005-4238 IJAST



Figure6: Timing result for the shortcoming identification built up a methodology



Figure7: Timing result for the shortcoming identification built up a methodology

Figure8: timing result for the deficiency discovery built up a methodology



Figure9: timing result for the deficiency recognition built up a methodology

Figure10: coherent directing in the FPGA unit for the proposed framework

The figure above diagrams the operational arranging action of the made structure. The insufficiency acknowledgment and canny defect zone for the system with a 5x5CLB course of action are viewed. The insufficiency in the interconnects continuously vary and their detectibly for issue in FPGA device.

ISSN: 2005-4238 IJAST



Figure 11: the coherent position of the recommended methodology





Figure 12: story plan for the proposed methodology



Figure 13: Chip see a design for the created methodology

ISSN: 2005-4238 IJAST

The consistent layout of the created methodology onto a targeted on Xilinx FPGA system is watched. The coherent location exam along attractiveness over the stamped FPGA is visited. The chip layout for the stamped contraptions is additionally visited. The challenge and directing of predicted method onto the checked devices are likewise visible to non-stop advent. A shortcoming test find depending on the modified deficiency thickness is expressed and the % of flaw inclusion for the created method mole. Flaw thickness variety is seen as the plot below.

Fault densiy (%)	1 to 4	5	6	7	8	9	10
Fault coverage (%)	100	99.8	99.7	99.7	99.6	99.6	99.3

Table 2: deficiency testing perception for the created framework

Patterns	Merge state	Timeformatch(clkcycles)	Logical count (CLB)	Powr (mw)
a b c d	0	4	265	18
e b af	1	4	198	11
e b af	2		176	9
e b af	3		143	5

Table 3: perception of FSM union state

Fault type	No. of bits	Time to access (clk cycles)	Logical count (CLB)	Power (mw)
Bit	1	9	342	12
Bit	3	13	378	15
Byte	4	17	390	17

Table 4: Flaw test determination for various piece issues

4. Conclusion

This paper traces the investigation of a shortcoming tolerant CAM interface unit plan. The proposed methodology exhibits a shortcoming test in memory interface, where a piece or a byte flaw activity is seen in the memory interface. In the CAM interfacing it is required that, the entrance is to be right and quicker, this target id created here by the combination of a deficiency-free structure of CAM getting to in CAM interface by building up another interface engineering for memory getting to utilizing issue control address register and FSM merg3e rationale in example perusing for Cam application.

ISSN: 2005-4238 IJAST

References

[1] S.Matsunagaetal.,‘‘A3.14um24T 2MTJ- cell fully parallel TCAM based on nonvolatile logic-in-memory architecture,’’ in Proc. IEEESymp. VLSI Circuits, 2012, pp. 44–45.
[2] K. Nii et al., ‘‘13.6 A 28 nm 400 MHz4-parallel1.6Gsearch/s80MBternaryCAM,’’in IEEE Int. IEEE Solid-State CircuitsConf. Dig. Tech.Papers,2014,pp.240–241.
[3] Qutaiba Ibrahim "Design &implementation of high speed network devices using SRLl6 reconfigurable content addressable memory (RCAM)", InternationalArabJournalofe-technology, VoI.2,No.2, June 2011.
[4] E. C. Oh and P. D. Franzon, ‘‘Designconsiderations and benefits ofthree- dimensional ternary contentaddressable memory,’’ in Proc. IEEECustomIntegr. CircuitsConf.,2007,pp.591–594.
[5] J.Li,R.K.Montoye,M.Ishii,andL.Chang,‘‘1MB0.41_m22T2RcellnonvolatileTCAMwith two-bitencodingandclockedself-referenced sensing,’’IEEEJ.Solid-StateCircuits,vol.49, no.4,pp.896–907,Apr.2014.
[6] K.Eshraghian,‘‘Memristormoscontentaddressable memory (MCAM): Hybridarchitecture for future high performancesearch engines,’’ IEEE Trans. Very LargeScaleIntegr. (VLSI) Syst., vol. 19, no.8,pp.1407–1417,Aug.2011.
[7] W. Webber, A. Moffat, and J. Zobel,‘‘A similarity measure for indefiniterankings,’’ ACM Trans. Inf. Syst.,vol. 28, no. 4, p. 20, 2010. 8
[8] F.Yu,R.Katz,andT.Lakshman,‘‘Gigabitratepacket pattern-matchingusing TCAM,’’ in Proc. 12th IEEEInt. Conf. Netw. Protocols, Oct. 2004,pp.174–183.
[9] M.-F. Chang et al., ‘‘17.5 A 3T1R nonvolatileTCAM using MLC ReRAMwithsub-1nssearch time,’’ in Proc. IEEE Int. Solid- StateCircuits Conf., 2015, DOI: 10.1109/ISSCC.2015.7063054.
[10] A.McAuleyandP.Francis,‘‘FastroutingtablelookupusingCAMs,’’inProc.IEEE12thAnnu. Joint Conf. IEEE Comput.Commun. Soc., Netw.: Found. Future,1993, vol. 3, pp. 1382–1391.
[11] Chin-LungSu,Rei-FuHuang,Cheng-Wen Wu,Kun-LunLuo,andWen-ChingWu,“A Built-inSelf-DiagnosisandRepairDesign With Fail Pattern Identification for Memories”, IEEE Transactions On Very Large Scale Integration (VLSI) Systems, IEEE2010.
[12] Q.Guo,X.Guo,Y.Bai,andE.Ipek,‘‘A resistiveTCAM accelerator fordata-intensive computing,’’inProc.44thAnnu.IEEE/ACMInt. Symp.Microarchitect.,2011,pp.339–350.
[13] Y.-J.Hu,J.-F.Li,andY.-J.Huang,‘‘3-D content addressablememoryarchitectures,’’ inProc.IEEEInt.WorkshopMemory Technol. DesignTesting,2009,pp.59–64.
[14] D.Bhattacharya,A.Bhoj,andN.Jha,‘‘Design of efficient content addressablememories in high-performance FinFETtechnology,’’ IEEE Trans. Very LargeScaleIntegr. (VLSI) Syst., vol.23,no.5,pp.963–967,May2015.
[15] Mehdi B. Tahoori “High Resolution Application Specific Fault Diagnosis of FPGAs” IEEE Transactions On Very Large Scale Integration (VLSI) Systems, VOL.19,NO.10,October2011. ScottBeamer,MehmetAkgul"Designof low power content addressable memory (CAM) ", Department of Electrical Engineering & ComputerScience,UniversityofCalifornia,Berkley.

ISSN: 2005-4238 IJAST