

Embedded Run-time Reconfiguration Techniques in Wireless Sensor Network Applications using Field Programmable Gate Arrays(FPGA)

Dr.Rekha.K.S,

*Associate Prof, Dept of CS&E,
The National Institute of Engineering,
Mysuru*

Abstract

The Runtime Reconfigurable Techniques are used for efficient and reliable transmission of data across the Wireless Sensor networks. The industrial applications demands the efficiency of reconfigurable networks with respect to both power and size. The general reconfiguration scenarios can be Reconfiguration at network level, Reconfiguration at node level and Partial runtime reconfiguration. In this paper, the Field Processing Gate Array (FPGA) is used for reconfiguration of Industry applications which demands hardware and software reconfigurations during runtime, while retaining the I/O devices active. The FPGAs provides high performance due to its flexibility towards Parallelism and reconfigurability. The concept is synthesized in different FPGA families like Virtex4 (XC4VFX12), Virtex5 (XC5VLX50) and Virtex7 (XC7VX485T). To analyze the various parameters like temperature and fire, the reconfiguration of FPGA is done during the runtime. The conditions are identified based on the threshold values set as normal or danger. Basically to achieve the Partial Reconfiguration, the first part of the module the FPGA is configured through the static programming and in the next phase the FPGA is reconfigured and then the program is run. The simulation results of the modules before Reconfiguration and after the reconfiguration are demonstrated.

Index Terms – Runtime Reconfiguration, Field Processing Gate Array (FPGA), Wireless Sensor Networks, Parallelism.

I. INTRODUCTION TO RUNTIME RECONFIGURATION OF WSN

The Wireless Sensor networks is the most leading technology in the modern era. The advancement of micro-sensor technology has made the Wireless Sensor Networks to cater the needs of the end users with low cost and accuracy[1]. The Wireless sensor networks are also used in various applications such as Health Monitoring[2], Water Quality Measurement and Monitoring[3], Industrial Data Acquisition, Process and control[4], Vehicle Monitoring Systems[5]. Bao Liu et.al[6] has proposed and implemented the security Reconfiguration-Based VLSI Design has been proposed and implemented using SPARC V8 LEON2 processor, which would prevent the code attacks of either software or hardware. Norbert Abel et.al[7] have designed and demonstrated the Dynamic Partial reconfiguration (DPR) framework to for the better utilization of FPGA in data acquisition applications.

Yana Esteves Krasteva et.al[12], have designed a frame work for the Reconfigurable Node as shown in fig.2.1. The implementation of dynamic reconfiguration has changed the specific Wireless Sensor Networks to general purpose networks.. The general reconfiguration scenarios include Reconfiguration at network level, Partial runtime reconfiguration and Reconfiguration at node level. The Reconfiguration at the network level is going to define the updates of both hardware and software. The new configuration to the network can be sent to the Micro controller.

Application			
Reconfiguration Control			
Node Descriptors			
Reconfigurable Hardware Abstraction Layer	Hardware Layout	Abstraction	
Partial Run-time Reconfigurable System	Sensors	Radio	Microcontroller
Field Programmable Gate Arrays			

Fig.2.1. Framework of Reconfigurable Node.

II. RELATED WORKS OF RUNTIME RECONFIGURATION TECHNIQUES IN WIRELESS SENSOR NETWORK APPLICATIONS

Hanan Grichi et.al[8], have presented a new design methodology named RWiN for Reconfigurable Wireless Sensor Networks (RWSN) to execute the tasks related to software configuration.

J. Guevara, E. Vargas et.al[9], have proposed the Transducer Electronic Data Sheet (TEDS) architecture for monitoring of environmental wireless sensor networks.

S.Commuri et.al[11], have demonstrated a technique to reduce the overhead of implementing dynamic data aggregation in a network. They have used the reconfigurable cluster heads(RCHs) based on the Field Programmable Gate array.

Yibin Li et.al[13], demonstrated the usage of scheduling strategy in energy harvesting application. Based on the energy available the scheduling of task is done. The most required tasks are run on the hardware. This saves the maximum energy consumption.

Sani Abba [14] et.al, have proposed a efficient monitoring of real time applications and control the on-chip sensor networks for FPGA. The proposed system is self aware and reduces the power consumption.

S.Meena et.al[10], have demonstrated the Runtime Reconfigurations of Wireless Sensor node using the FPGA. The implementation of Runtime Reconfigurations using FPGA, reduces the constraints such as bandwidth and memory in WSN applications.

III. IMPLEMENTATION OF RUNTIME RECONFIGURATION OF WSN USING FPGA

The FPGA is used for the Monitoring and controlling the Industrial Applications. During the emergency, the Wireless sensor network is reconfigured at the run time. The reconfigurable wireless sensor network is implemented in Xilinx ISE design suite 14.5. The programming language used is Verilog Hardware Description Language (VHDL). The concept of runtime reconfiguration is synthesized in different FPGA families Virtex4 (XC4VFX12), Virtex5 (XC5VLX50) and Virtex7 (XC7VX485T). The system model of this concept is shown as in fig 3.1:




Fig. 3.1. System Module of Reconfiguration.

The Entire System Module of Reconfiguration consists of two modules. The Module 1 consists of temperature sensor and Smoke sensor. The temperature is represented as the Low value and or High value depending on the standard temperature set. The thresh hold value of the temperature is set for the threshold value 50° . The temperature is checked constantly and if the temperature value varies above or below the threshold value, then the smoke sensor is activated indicating the occurrences of Fire. The Module 2 controls and actuate the movement of motor in both clockwise and anticlockwise direction with the help of IR sensor and photo resistor. The node is programmed before the reconfiguration process and it is connected to the remote system. The reconfiguration can be controlled by the crossbar switch during the implementation part.

A. Result analysis for virtex4 FPGA:

The performance of runtime reconfiguration in WSN is analysed with two modules, before reconfiguration and after reconfiguration. The Fig . 3.2 shows result of the power analysis before Reconfiguration for Virttex4 FPGA.

A	B	C	D	E	F	G	H	I	J	K	L	M	N
Device		On-Chip	Power (W)	Used	Available	Utilization (%)			Supply	Summary	Total	Dynamic	Quiescent
Family	Virtex4	Clocks	0.012	1	---	---			Source	Voltage	Current (A)	Current (A)	Current (A)
Part	xc4vfx12	Logic	0.000	21	10944	0			Vccint	1.200	0.084	0.010	0.074
Package	sf363	Signals	0.000	155	---	---			Vccaux	2.500	0.095	0.000	0.095
Temp Grade	Commercial	DCMs	0.000	0	4	0			Vcco25	2.500	0.001	0.000	0.001
Process	Typical	IOs	0.159	131	240	55							
Speed Grade	-12	Leakage	0.170										
		Total	0.341										
									Supply Power (W)		Total	Dynamic	Quiescent
											0.341	0.012	0.329
Environment													
Ambient Temp (C)	50.0												
Use custom T.JA?	No	Thermal Properties		Effective T.JA	Max Ambient	Junction Temp							
Custom T.JA (C/W)	NA			(C/W)	(C)	(C)							
Airflow (LFM)	250			14.7	80.0	55.0							

Fig.3.2 Power Analysis before Reconfiguration

The Fig.3.3 shows the Power Analysis after Reconfiguration. The before reconfigurable design consumes 0.341W whereas the design after reconfiguration consumes 0.180W. Likewise, the maximum operating frequency of design consumes 199.56MHz and 205.497 MHz for both before and after reconfiguration respectively.

A	B	C	D	E	F	G	H	I	J	K	L	M	N
Device		On-Chip	Power (W)	Used	Available	Utilization (%)			Supply	Summary	Total	Dynamic	Quiescent
Family	Virtex4	Clocks	0.013	1	---	---			Source	Voltage	Current (A)	Current (A)	Current (A)
Part	xc4vfx12	Logic	0.000	315	10944	3			Vccint	1.200	0.082	0.011	0.072
Package	sf363	Signals	0.000	443	---	---			Vccaux	2.500	0.031	0.000	0.031
Temp Grade	Commercial	DCMs	0.000	0	4	0			Vcco25	2.500	0.001	0.000	0.001
Process	Typical	IOs	0.000	70	240	29							
Speed Grade	-12	Leakage	0.167										
		Total	0.180						Supply Power (W)		Total	Dynamic	Quiescent
Environment											0.180	0.013	0.167
Ambient Temp (C)	50.0	Thermal Properties	Effective TJA	Max Ambient	Junction Temp								
Use custom TJA?	No		(C/W)	(C)	(C)								
Custom TJA (C/W)	NA		14.7	82.4	52.6								
Airflow (LFM)	250												

Fig:3.3 Power Analysis after Reconfiguration

B. Result Analysis for Virtex5 FPGA:

The power analysis of Virtex5 FPGA families before the Runtime Reconfiguration is 0.535W and after reconfiguration is 0.528W, with a maximum operating frequency of 217.361 and 221.293MHz respectively. The Fig.3.4 shows the power Analysis before Reconfiguration and the fig.3.5 shows the Power analysis after Reconfiguration.

A	B	C	D	E	F	G	H	I	J	K	L	M	N
Device		On-Chip	Power (W)	Used	Available	Utilization (%)			Supply	Summary	Total	Dynamic	Quiescent
Family	Virtex5	Clocks	0.010	1	---	---			Source	Voltage	Current (A)	Current (A)	Current (A)
Part	xc5vbx50	Logic	0.000	425	28800	1			Vccint	1.000	0.387	0.010	0.377
Package	#1153	Signals	0.000	850	---	---			Vccaux	2.500	0.057	0.000	0.057
Temp Grade	Commercial	IOs	0.000	471	560	84			Vcco25	2.500	0.002	0.000	0.002
Process	Typical	Leakage	0.525										
Speed Grade	-2	Total	0.535						Supply Power (W)		Total	Dynamic	Quiescent
Environment											0.535	0.010	0.525
Ambient Temp (C)	50.0	Thermal Properties	Effective TJA	Max Ambient	Junction Temp								
Use custom TJA?	No		(C/W)	(C)	(C)								
Custom TJA (C/W)	NA		1.5	84.2	50.8								
Airflow (LFM)	250												
Heat Sink	Medium Profile												

Fig.3.4.Power Analysis Before Reconfiguration

A	B	C	D	E	F	G	H	I	J	K	L	M	N
Device		On-Chip	Power (W)	Used	Available	Utilization (%)			Supply	Summary	Total	Dynamic	Quiescent
Family	Virtex5	Clocks	0.003	1	---	---			Source	Voltage	Current (A)	Current (A)	Current (A)
Part	xc5vbx50	Logic	0.000	224	28800	1			Vccint	1.000	0.380	0.003	0.377
Package	#1153	Signals	0.000	308	---	---			Vccaux	2.500	0.057	0.000	0.057
Temp Grade	Commercial	IOs	0.000	70	560	13			Vcco25	2.500	0.002	0.000	0.002
Process	Typical	Leakage	0.525										
Speed Grade	-2	Total	0.528						Supply Power (W)		Total	Dynamic	Quiescent
Environment											0.528	0.003	0.525
Ambient Temp (C)	50.0	Thermal Properties	Effective TJA	Max Ambient	Junction Temp								
Use custom TJA?	No		(C/W)	(C)	(C)								
Custom TJA (C/W)	NA		1.5	84.2	50.8								
Airflow (LFM)	250												
Heat Sink	Medium Profile												

Fig.3.5. Power analysis after Reconfiguration

C. Result Analysis for Virtex7 FPGA:

The power analysis of Virtex 7 families before the Runtime Reconfiguration is 0.216W and after reconfiguration is 0.143W with the maximum operating frequency of 187.03MHz and 191.077MHz after the reconfigurable design. The Fig.3.6 shows the Power Analysis Before Reconfiguration and Fig.3.7 after reconfiguration respectively.

A	B	C	D	E	F	G	H	I	J	K	L	M	N
Device		On-Chip Power (W)		Used	Available	Utilization (%)		Supply Summary		Total	Dynamic	Quiescent	
Family	Vertex7	Clocks	0.000	1	---	---		Source	Voltage	Current (A)	Current (A)	Current (A)	
Part	xc7vx485t	Logic	0.000	1519	303600	---		Vccint	1.000	0.133	0.000	0.133	
Package	ffg1927	Signals	0.000	2632	---	---		Vccaux	1.800	0.038	0.000	0.038	
Temp Grade	Commercial	I/Os	0.000	93	600	16		Vcco18	1.800	0.001	0.000	0.001	
Process	Typical	Leakage	0.206	---		---		Vccbram	1.000	0.003	0.000	0.003	
Speed Grade	-3	Total	0.206	---		---		Supply Power (W)		Total	Dynamic	Quiescent	
Environment		Thermal Properties		Effective TJA	Max Ambient	Junction Temp		Supply Power (W)		Total	Dynamic	Quiescent	
Ambient Temp (C)	25.0	(C/W)	0.9	(C)	84.8	(C)		Supply Power (W)		0.206	0.000	0.206	
Use custom TJA?	No	---		---		---		---		---		---	
Custom TJA (C/W)	NA	---		---		---		---		---		---	
Airflow (LFM)	250	---		---		---		---		---		---	
Heat Sink	Medium Profile	---		---		---		---		---		---	

Fig.3.6 Power Analysis Before Reconfiguration

A	B	C	D	E	F	G	H	I	J	K	L	M	N
Device		On-Chip Power (W)		Used	Available	Utilization (%)		Supply Summary		Total	Dynamic	Quiescent	
Family	Vertex7	Clocks	0.010	1	---	---		Source	Voltage	Current (A)	Current (A)	Current (A)	
Part	xc7vx485t	Logic	0.000	3	303600	0		Vccint	1.000	0.133	0.000	0.133	
Package	ffg1927	Signals	0.000	20	---	---		Vccaux	1.800	0.038	0.000	0.038	
Temp Grade	Commercial	I/Os	0.000	19	600	3		Vcco18	1.800	0.001	0.000	0.001	
Process	Typical	Leakage	0.206	---		---		Vccbram	1.000	0.003	0.000	0.003	
Speed Grade	-3	Total	0.216	---		---		Supply Power (W)		Total	Dynamic	Quiescent	
Environment		Thermal Properties		Effective TJA	Max Ambient	Junction Temp		Supply Power (W)		0.216	0.010	0.206	
Ambient Temp (C)	25.0	(C/W)	0.9	(C)	84.8	(C)		Supply Power (W)		0.216	0.010	0.206	
Use custom TJA?	No	---		---		---		---		---		---	
Custom TJA (C/W)	NA	---		---		---		---		---		---	
Airflow (LFM)	250	---		---		---		---		---		---	
Heat Sink	Medium Profile	---		---		---		---		---		---	

Fig. 3.7. Power Analysis after Reconfiguration




Fig.3.8 Timing Diagram Before Reconfiguration

Fig.3.8 shows the Timing Diagram before Reconfiguration. The Fig.3.9 shows the RTL schematic diagram of RTL inner block Before Reconfiguration. Fig.3.10. shows the inner block after Reconfiguration.




Fig.3.9 RTL innerblock Before Reconfiguration




Fig.3.10. RTL inner block After Reconfiguration




Fig : 3.11. Timing Diagram Results after Reconfiguration

IV CONCLUSION

The FPGA's provides the flexibility for the designer to tailor the application for runtime reconfigurations by selecting the appropriate flip flops, storage units and logic gates. The performance of runtime reconfiguration in WSN is analysed with two modules before and after reconfiguration. The Module 1 and Module 2 are experimented on the different FPGA families namely Virtex4, Virtex5 (XC5VLX50) and Virtex7 (XC7VX485T). The use of FPGA during the runtime reconfigurations in various industrial applications provides an optimum solution with better utilization of power, time and memory.

REFERENCES

- [1] Dunfan Ye ; Daoli Gong ; Wei Wang "Application of wireless sensor networks in environmental monitoring", 2nd International Conference on Power Electronics and Intelligent Transportation System (PEITS), IEEE Explore, ISBN: 978-1-4244-4544-8 2009.
- [2] Ruihua Zhang; Dongfeng Yuan; Yamin Wang," A Health Monitoring System for Wireless Sensor Networks", 2nd IEEE Conference on Industrial Electronics and Applications, 2007.
- [3] Ji Wang ; Xiao-li Ren ; Yu-li Shen ; Shuang-yin Liu," A Remote Wireless Sensor Networks for Water Quality Monitoring", 2010 International Conference on Innovative Computing and Communication and 2010 Asia-Pacific Conference on Information Technology and Ocean Engineering.
- [4] Gang Zhao," Wireless Sensor Networks for Industrial Process Monitoring and Control: A Survey", Network Protocols and Algorithms,ISSN 1943-3581, Vol. 3, No. 1,2011.
- [5] Bin Zeng; Lu Yao, "Study of vehicle monitoring application with wireless sensor networks", 11th International Conference on Wireless Communications, Networking and Mobile Computing (WiCOM 2015), ISBN: 978-1-78561-035-6
- [6] Bao Liu and Brandon Wang," Reconfiguration-Based VLSI Design for Security" IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2156-3357 © 2014 IEEE.
- [7] Norbert Abel, Sebastian Manz, Frederik Grüll, and Udo Keschull," Increasing Design Changeability Using Dynamic Partial Reconfiguration", IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 57, NO. 2, APRIL 2010.
- [8] Hanen Grichi, Olfa Mosbahi, Mohamed Khargui, and Zhiwu Li, Fellow, IEEE," RWiN: New Methodology for the Development of Reconfigurable WSN", 1545-5955 © 2016 IEEE TRANSACTIONS ON AUTOMATION SCIENCE AND ENGINEERING.
- [9] J. Guevara, E. Vargas, Member, IEEE, A. Fatecha, F. Barrero, Member, IEEE," Dynamically Reconfigurable WSN Node Based on ISO/IEC/IEEE 21451 TEDS", Sensors-10573-2014.
- [10] S.Meena, N.Krishna Prakash," Runtime Reconfiguration of Wireless Sensor Node using FPGA", 5th ICCCNT - 2014, July 11 - 13, 2014, Hefei, China
- [11] S. COMMURI, V. TADIGOTLA, and M. ATIQUZZAMAN," Reconfigurable Hardware Based Dynamic Data Aggregation in Wireless Sensor Networks", International Journal of Distributed Sensor Networks, 4: 194–212, 2008, ISSN: 1550-1329 print / 1550-1477 online DOI: 10.1080/15501320802001234
- [12] Yana Esteves Krasteva, Jorge Portilla, Eduardo de la Torre, and Teresa Riesgo," Embedded Runtime Reconfigurable Nodes for Wireless Sensor Networks Applications", IEEE SENSORS JOURNAL, VOL. 11, NO. 9, SEPTEMBER 2011.
- [13] Yibin Li, Zhiping Jia, Shuai Xie, and Fucai Liu, "Dynamically Reconfigurable Hardware With a Novel Scheduling Strategy in Energy-Harvesting Sensor Networks", IEEE SENSORS JOURNAL, VOL. 13, NO. 5, MAY 2013.
- [14] Sani Abba and Jeong-A Lee, "FPGA-Based Design of an Intelligent On Chip Sensor Network Monitoring and Control Using Dynamically Reconfigurable Autonomous Sensor Agents", International Journal of Distributed Sensor Networks, Volume 2016.