A New Approach for Implementing High Performance Capacity Achieving Codes For Wireless Communication Applications: Polar Codes.

G.Aparna¹, M.Kezia Joseph², B.Rajendra Naik³, Dr.B.Suneela⁴, K.Kiran Kumar⁵

1 Research Scholar, ECE Department, University College of Engineering, Osmania University, Hyderabad, Telangana, India

2 Professor, ECE Department, Stanley College of Engineering and Technology for Women, Abids, Nampally, Telangana, Hyderabad.

3. Professor and Head of the Department, University College of Engineering, Osmania University, Hyderabad, Telangana, India.

4. Associate professor, Lords Institute of Engineering Technology, Hyderabad, Telangana, India.

5. K.Kiran kumar, Research Scholar, ECE Department, University College of Engineering, Osmania University, Hyderabad, Telangana, India.

Abstract

An emerging error-detection and correcting technique developed in the recent years is Polar codes. The technique does not focus on randomization of the bits like other techniques does, but is based on the Shannon theory and channel polarization. This paper presents a successive cancellation (SC) algorithm based FPGA implementation of Polar codes. The implementation focuses on low complexity decoder for high speed applications. Simulation results show that the performance of polar codes can outperform that of turbo orLDPC codes.

Keywords: Polar codes, FPGA, error detection and correction, Shannon theory.

Introduction

Polar codes are used in the context of a coding problem that was traditionally formulated by Shannon in 1948, and which entails transmitting binary data over a noisy channel. Statistical models such as BI-DMS, BPSK+AWGN, and others are used to characterise noisy channels, as shown in Figure 1. In this case, binary bits are sent over the channel and a noisy version of those bits is received. All that's left now is to recover the original bits that were sent from the noisy version of those bits. The idea of Shannon is to improve the system's performance by doing something called redundancy. In simple words K bits are taken and are converted to N bits, and receive the noisy versions of the N coded bits, and estimate the original message from these noisy coded bits [1]. Basically, this is where the encoding and decoding takes place. This system can now perform far better than the previous one. This is known as the coding system, and it can only achieve Shannon capacity if it is done in a very intelligent manner. This has been an ongoing issue for many years. An encoding block, a decoding block, and a codeconstruction block make up the Polar Coding system. The parameters that go into the encoding and decoding blocks are determined by the Code-construction block. Polar codes are thought to be the first capacity-achieving codes. The codes for achieving capacity are nothing more than that.

Please note that the LNCS Editorial assumes that all authors have followed the western naming convention, with given names coming first and surnames coming last. This determines the structure of

the names in the running heads and the author index

When these codes are used to simulate their performance, the codes that approach capacity appear to be very close to the capacity [2]. Unfortunately, there is no mathematical proof that they reach capacity asymptotically.



representation

The channel polarization process for memory less binary channels was described by Arikan [3]. S. Liu is a Chinese character. Et al [4] proposed polar codes based on block fading channels. As the fading block changes according to the fading coefficient, the fading process is described as a natural polarization. G. B.Ocherer [5] proposed a higher-order modulation polar codes concept in which bit reliabilities after successive demapping are estimated using the LM-rate, a mismatched decoding rate that can be achieved. The polar codes are then reconstructed using Gaussian approximation.

M. S. H. Hassani, R. Mondelli, and S. H. Hassani the polar code with sub linear complexity and C was proposed by Urbanke [6]. S. A. Hashemi, W. Condo, and S. A. Hashemi J. Gross [7] demonstrated a high-reliability multi-mode polar encoder and decoder. C. discussed the successive cancellation decoding algorithm. Condo et al. [8], as well as S. A. Hashemi and colleagues [9]. The literature [10] discussed a minimum distance based and portioned list decoder. The memory problems associated with polar codes were also discussed [11].

$$...Z_3 Z_2 Z_1$$

$$2. F^{\otimes n} \triangleq F \otimes F \otimes$$

$$... (n times)$$

3. Polar Codes

With respect to three parameters, N, K, and I, the polar code is desired. 1. The code length of the bits is mentioned as N.

C

2. K is used to represent the information in bits present in the length.

3. The bit reversed as a pair of K indices is represented by I.

f 0, 1,..., N 1; f 0; f 1; f 2; f 3; f 4; f 5; f 6; f 7; (1)

The information bit indices are mentioned above.

Bit reversal is simply taking n bits of integers and representing them in binary format, then reversing the order into the required format and taking them in the form of f.

b1, b2,..., bn, bn... b2b1 (2)

4. The frozen bit indices are mentioned as the complementary set fc.

2.1 Kernel

The kernel is also highly utilized technique in the coding process. This is a triangular kernel. It utilizes koneke product operations as an outcome the matrix dimensions gets doubled in each iteration. Initially it begins with the 2*2 size and then goes to 4*4 size and soon.

2 by 2 matrixes

$$F^{\otimes 2} = \begin{pmatrix} F & F \\ 0 & F \end{pmatrix} \qquad (4)$$

4 by 4 matrixes

$$\mathbf{F}^{\otimes 3} = \begin{pmatrix} \mathbf{F}^{\otimes 2} & \mathbf{F}^{\otimes 2} \\ 0 & \mathbf{F}^{\otimes 2} \end{pmatrix}$$
(5)

The dimensions grow as the powers are smaller.

1 Encoding

Encoding vector is nothing but multiplying the vector with the kernel. Encoding eq: (kbits $\rightarrow Nbits$):

$$\mathbf{X} = F^{\otimes n} d \quad (\sim \mathbf{x} = G \mathbf{u}) \tag{6}$$

Where {

dIc = 0, and

 $d_i = u \rightarrow the message$

The above process is quite similar to the traditional encoding process, where k message bits are multiplied directly with the generator matrix (Gu) and obtains the information which is encoded.

D is not the matrix but the value of the d is embedded inside the matrix for obtaining the efficient outcomes. In the traditional process the message gets varied with respect to the information given by the user. But in the novel encoding process the information goes efficiently without any interference of the user. For example, if rectangular matrix is taken where the rectangular matrix is embeddedinside the matrix then

Example: N = 8, K = 5, $f = \{1, 3, 5, 6, 7\}$

Then $\mathbf{x} = \mathbf{F} \otimes^3 \mathbf{d}$

The $d_{0,2}$, d_4 represents the complementary information of the

So due to this the developers basically use only few columns for translating the information, where the blue colored columns gets eliminated, which is quite similar to the classic form of linear encoding. When compared to the traditional one, there isn't as much variation. Matrix multiplication is usually of quadratic complexity, which makes it more difficult to implement than simpler implementations. Because we're talking about polar codes, which are asynchrotically high, more efficient techniques are required. The developers have a specific type that is required for their work.

$$\begin{pmatrix} x_{0} \\ x_{1} \\ x_{2} \\ x_{3} \\ x_{4} \\ x_{5} \\ x_{6} \\ x_{7} \end{pmatrix} = \begin{pmatrix} 1 & 1 & 1 & 1 & 1 & 1 & 1 \\ 0 & 1 & 0 & 1 & 0 & 1 & 1 \\ 0 & 0 & 1 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 1 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 1 & 1 & 1 \\ 0 & 0 & 0 & 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \\ 0 & 0 & 0 & 0 & 0 & 0 & 1 \end{pmatrix} \begin{pmatrix} d_{0} & = & 0 \\ d_{1} \\ d_{2} & = & 0 \\ d_{3} \\ d_{4} & = & 0 \\ d_{5} \\ d_{6} \\ d_{7} \end{pmatrix}$$
Fig. 2. Encoding example

ISSN: 2233-7857IJFGC Copyright ©2021SER

Fig. 2. Encoding example

A very efficient O (N log N) implementation is available. It is capable of reducing the N square order Through the linear order of N log N information.

3.2 Efficient O (N log 2 N) implementation





The edge or operation used in this technique is depicted in the diagram above. As a result of the x0 value block implementing one kernel, it is possible to conclude that whatever the input is, it will be executed here. It consists of four f values in stage 0. So, by cascading several small f values in an intelligent manner, the value of which can be computed efficiently, can be implemented here. The three stages are depicted in the diagram above the end result The connection, as well as the upper and lower branches, can be used to represent any stretched circuit. The process described above is known as a highly efficient process. It can be used by running a matlab code and having a basic understanding of the circuit. Systematic coding is a method of coding which is capable of representing the entire coding process as an upending process of redundancy. As a result, after the encoding process, the messaged bits cannot be observed as identical to the encoded bits. Though the redundancy being added or upended, redundancy is being added in a very linear passion between the n bits that are being output, but incase the developers can sustain the messages as a copy paste as it is in the code word that is called a symmetrical a code

3. Decoder

Successive cancelation decoder is the most common and efficient decoder used in the industry for decoding polar codes. It's a greedy tree search based method, where instead of searching the binary tree in an exhaustive process one foot link is selected every time and the search is carried out.



ISSN: 2233-7857IJFGCN Copyright ©2021SERSC Fig. 4. Decoder basic structure

It is a two way recursion based process where if two inputs L1 and L2 are given to the fundamental construction block, two variable functions are produces as outputs. The second operation depends on the intermediate bit decisions from the upper branch.

.

$$\begin{pmatrix} L_1 \\ L_2 \end{pmatrix} \to \begin{pmatrix} f(L_1, L_2) \\ g(L_1, L_2) \end{pmatrix} = \begin{pmatrix} \frac{L_1 L_2 + 1}{L_1 + L_2} \\ L_1 \cdot L_2 \text{ or } L_2 / L_1 \end{pmatrix}$$
(7)



Step 3: u is decoded in this step. The procedure is the same as step 2, except that when computing g functions, the value u is used instead of L. When L is finally obtained, u is determined.

Step 4: After that, the remaining bits u,..., u are decoded in the order they were received. Each bit would be decoded using previous bits' knowledge.



4 Results

The polar encoder described in the above section is implemented using Verilog HDL in Xilinx 14.5 edition. The target board used is FPGA Vertex 7.

Fig. 6. Encoder schematic Gate level designFig. 7. Encoder Simulation ResultsThe simulation results show the encoded results of the 8 bit data. Table 1 presents the deviceutilization summary of the proposed algorithm.

 Table 1. Device Utilization summary.

Logic Utilization	Used	Available
Number of Slice LUTs	17	150720
Number of fully used LUT-FF	0	17
pairs		
Number of bonded IOBs	20	600

Fig. 8. Chip scope analyser results

The chip scope analyser is used to examine the output from the FPGA board, as shown in figure 8. The schematic and gate level description of the polar decoder are shown in figures 9 and 10.



Fig. 9. Decoder Schematic Gate level designFig. 10. Simulation ResultsFigure 10 shows the simulation result of the decoder. The decoded data matches with the input databits given to the system.

 Table 2. Device Utilization summary.

Logic Utilization		Used	Available
Number of Slice LUTs		17	150720
Number of fully used LUT-FF pairs		0	17
Number of bonde	d IOBs	21	600
W.			

Fig. 11: Chip scope result

Conclusion

The proposed algorithm is synthesized and tested on the Vertex 7 FPGA board, and the paper presents a successful implementation of polar codes with successive cancellation decoding in Verilog HDL. In the paper, all of the results are tabulated and discussed. When compared to traditional counterparts, the procedure devised uses far less power and occupies far less space.

References

1. S. B. Korada, E. S. as oglu, and R. Urbanke, "Polar codes: Characterization of exponent, bounds, and constructions," IEEE Trans. Inform. Theory, vol. 56, pp. 6253–6264, 2010.

2. Tal and A. Vardy, "How to construct polar codes," submitted to IEEE Trans. Inform. Theory,

available online as arXiv:1105.6164v2, 2011.

3. E. Arıkan, "Channel polarization: A method for constructing capacity achieving codes for symmetric binary-input memoryless channels," IEEE Trans. Inform. Theory, vol. 55, pp. 3051–3073, 2009.

4. S. Liu, Y. Hong, and E. Viterbo, "Polar codes for block fading channels," in IEEE Wireless Commun. and Netw. Conf. Workshops, March 2017, pp. 1–6.

5. G. B "ocherer, T. Prinz, P. Yuan, and F. Steiner, "Efficient polar code construction for higherorder modulation," in 2017 IEEE Wireless Commun. and Netw. Conf. Workshops (WCNCW), March 2017, pp. 1–6.

6. M. Mondelli, S. H. Hassani, and R. Urbanke, "Construction of polar codes with sublinear complexity," in IEEE International Symposium on Information Theory (ISIT), Aachen, Germany, June 2017.

7. C. Condo, S. A. Hashemi, and W. J. Gross, "Efficient bit-channel reliability computation for multi-mode polar code encoders and decoders," in IEEE International Workshop on Signal Processing Systems (SiPS), Lorient, France, October 2017.

8. C. Condo, F. Ercan, and W. J. Gross, "Improved successive cancellation flip decoding of polar codes based on error distribution," in IEEE Wireless Communications and Networking Conference (WCNC), Barcelona, Spain, April 2018.

9. S. A. Hashemi, A. Balatsoukas-Stimming, P. Giard, C. Thibeault, and W. J. Gross, "Partitioned successive-cancellation list decoding of polar codes," in IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), Shanghai, China, March2016.

10. V. Bioglio, F. Gabry, I. Land, and J.-C. Belfiore, "Minimum-distance based construction of multi-kernel polar codes," in IEEE Global Communications Conference (GLOBECOM), Singapore, December 2017.

11. S. A. Hashemi, C. Condo, F. Ercan, and W. J. Gross, "Memory-efficient polar decoders," IEEE Journal on Emerging and Selected Topics in Circuits and Systems, vol. 70, no. 4, pp. 604–615, April 2017.