

## Analysis Of Power Leakage Controlling In 7t Sram Cell Using Self-Controlling Technique For High Security Data Transformation

Vamshi Krishna Kambhampati<sup>1</sup>, Dr. Ram Gopal<sup>2</sup>, Prof. Dr.P.A.Abdul Saleem<sup>3</sup>.

<sup>1</sup> Research Scholar, Js University, Shikohabad, Up.

<sup>2</sup> Professor & Supervisor, Js University, Shikohabad, Up.

<sup>3</sup> Director & Co.Supervisor, Kitsw (Jntuh), Kodada, Suryapet Dt, Ts.

### Abstract

*In Today's Digital Era, Any Integrated Device's Memory Is An Unavoidable Component. It Also Significantly Increases The Overall Circuit Capacity. Nanotechnology Is Attracting Chip Manufacturers' Attention As The Market For Handheld Devices Grows. Portable Devices With Static Random Access Memory, On The Other Hand, Experience A Power Drain. Leakage Capacity Becomes More Important Than Complex Power Usage As Technology Advances. As A Result, In Our Proposed Sram Memory, We Used The Power Gating Strategy To Reduce Power Consumption, Which Is A Requirement Of The Day. To Reduce Leakage Capacity, We've Added A New Function. Because Of The Leakage Current In Both Pmos And Nmos With Similar Part Sizes. The Move Semiconductors Of Sram Cells Are Replaced With Pmos Rather Than Nmos To Further Reduce Leakage Power Consumption.*

**Keywords:** Power Analysis, Sram Design, 6t Sram, 7t Sram, Power Dissipation.

### Introduction

Sram, A Key Component Of The Chip, Is Anticipated To Be Widely Used In High-Performance Servers And Portable Computers. Low-Power Sram Is Crucial For Mobile Devices To Achieve Higher Performance And Longer Battery Life [1]. Data Lines, Bit Lines, And Peripherals Consume The Majority Of The Power In The Sram. These Goods' Successful Energy Usage [2] [3]. During The Write Phase Of The Total Dynamic Power Usage, Bit Lines Dissipate Almost Half Of The Power [4]. The Primary Goal Of Low-Power Sram Application Techniques Is To Reduce Energy Usage. Data Lines, Bit Lines, And Word Lines Are The Memory's Largest Capacitive Elements. The Usage Of Machines To Store Sensitive And Secret Information Has Increased In Many Applications [5]. Side Channel Attacks (Scas) That Extort Critical Intelligence Are A Significant Threat To These Systems [6]. Power Checking Is A Kind Of Side Channel Assault That Takes Advantage Of Knowledge That Leaks During Device Power Dissipation [6]. The Relationship Between Device Power Usage And Stored Data Is Used In The Energy Analysis. Since Pa Technology's Ability To Retrieve Useful Knowledge Utilising Device Power Dynamic Properties Has Been A Serious Challenge To The Security Of Cryptographic Systems[7], Multiple Papers Have Demonstrated The Efficacy Of Leakage Power Analysis On Structures-Based And More Deeply Scaled Technologies[8]. The Importance Of Power Analysis Attacks On Logic Circuits, As Well As The Development Of Secure Logic, The Design Of Safe Memory Architectures, And The Study Of Power Attacks On Embedded Memories[9][10]. Embedded Storages Are Mostly Implemented With A 6-Transistor (6t) Sram Array That Takes Up The Space And Power Of Several Vlsi System-On-Chips. The 6t Sram Array Is A Key Component In A Number Of Cryptographic Schemes, Including Smart Cards And Network Computers That Use Cryptographic Algorithms [11]. These Programmers Use Sram Arrays To Store Instruction Code And Records. The Research And Creation Of Safe Interactions Must Therefore Be Done With The Utmost Amount Of Care.




Fig. 1 Circuit Diagram Of 6t Sram Cell

Fig. 1 Shows The Traditional 6t Sram Cell Consisting Of Two Nmos Pass Integrated Circuits Used For Read/Write Cells And Two Back-To-Back Inverters. One Bit Line Must Be Set To '0' And Another One To '1' For A Secure Writing Process. The Size Of Transistors Is A Vital Part Of Ensuring Stability In Query Processing And We Have Used 25nm Technology In This Paper To Incorporate Cells.

This Article Aims To Increase Security In Flash Memory Storage Appliances, And Shows That Work With The Proposed 7t Sram Cell Architecture Is Carried Out Using The 18 Nm Cmos Tanner Eda Process.

## 2.Existing System

Much Has Been Accomplished With Cryptographic Technology, Such As Mobile Cards, During The Last Few Decades, And It Has Been Even More Important In New Computing Systems, Such As Mobile Phones. Since It Takes Advantage Of The Physical Device Data To Collect Classified Knowledge, Side Channel Analysis Is A Brilliant Way To Target These Networks. An Attack On Pa Is Considered To Be One Of The Most Successful Sca Strategies Because It Is Simple To Deploy And Cost-Effective. Both Power Supply Analysis Attacks Depend On The Correlation Between Instantaneous Usage, The Algorithm Used, And Encrypted Data To Extract Crucial Information. Embedded Memories Are Common In Vlsi System-On-Chips (Socs) (Such As Smart Cards And Wireless Networks Employing Cryptography Algorithms And The Storing Of Code And Data, Especially When Employed As Well), So One Must Focus On The Creation And Implementation Of Stable Memories To Create An Effective Research Strategy. This Strategy Has A Design Flaw: Instead Of Using The Original Sram Transistors, Use Additional Pmos Transistors (Pre-6t Sram + Sram Transistors) To Power-Cut The Supply Two Transistors Until Starting The Additional Phase. The Use Of A Closed Loop Sram And Feedbackfeedback-Cut Nmos Systems Is Recommended To Avoid Power Dissipation. Although These Methods Dramatically Reduce Sram Array Power Consumption, They Often Add Significant Latency And Energy Overhead, As Well As A Significantly Lower Static Margin (Snms). The Use Of A Two-Phase Write In This Novel 7t Sram Cell Design Results In A Significant Reduction In Power Usage, Which Improves Pa Reliability. During The First Stage Of The Write, The 7t Sram Includes Transistors To Match The Q And Qb Voltages, Which Are Accessible From The 6t Ram Implementation.

A Serious Protection Flaw Has Been Discovered: The Ability To Steal Current From The Power Supply For Nefarious Purposes. Many Of These Implementations Use Six-Transistor (6t) Static Memory (Sram) Chips. Due To Their Similar Current Features And The Way They Implement Information Handling, Conventional Sram Cells Are Often Vulnerable To Side-Channel Analysis Assaults. In Order To Recover From These Types Of Attacks, It's Critical That The Company Has A Continuous Feedback Loop In Place That Avoids Failure. A Redesigned 7t Sram Uses A Two-Equalization And Write Operation Where The Registered Data Is More Precisely Aligned To The Current Values To Overcome The Information Flow That Occurs In The 6t Sram During Write Operations. The 7t Sram Cell Is Depicted Graphically In Figure 2. The Power Transformer (Pg) Is Used To Circumvent The Voltage Supply While Equalising An Entire Memory (Vd) In The Pmos Setup. Transistor Ppc Is Used To Equalise The 6t Sram Implementation During The Equalisation Process. A Pc-Side Equalisation Voltage Signal Is Added To Both Pg And Qb, Enabling Them To Perform Current Sharing And Reducing The Demand On The Supply. Vd Is Connected To Both Bl And Qb In The Second Stage Of The Write Process; At This Phase, Pc Discharges The P-Enabled Nmos Transistors To Relay Data To Both Bl And Qb.




Fig. 2 Schematic Representation Of A 7t Sram Cell

To Demonstrate The Simple Sram Write Operations, Figure 3 Is Here. In This Picture, I Am Using A 7t Sram Instead Of 1t Sram, And Demonstrate How To Write A High Data On 7t Sram. On The Usual Level, The Contribution Of Q And B Will Be Equalised, Afterwards It Will Be Inverted. Thus, The Symmetric Sram Memory Cell Architecture Imposes An Equalisation Charge Per Charge Cycle Prior To Storing, Which Increases Current Usage In The Equalising Step And Thus Differs From Standard Cell Activity.




Fig.3 Basic Operation Of 7t Sram Memory Cell While Write Operation




Fig.4 Schematic Of 7t Sram Existing Schematic Circuit Implemented In The Tanner Eda Tool.

Fig 4 Show The Schematic Of 7t Sram With Using Of 25 Nm Technology Using Tanner Eda Software That Operation Show In Below.

### Read Operation

Initially, The Memory Should Have Any Meaning To Execute A Read Process. Let Us Take Account Of The  $Q=1$  And  $Q'=0$  Memories. Boost The Word Line To Big, Such That The Reading Process Is Finished. Bit And Bit B Behaves As Output Lines, These Bit Lines Are Preloaded At First, I.E. At Bit And Bit B There's A Voltage Node  $V_{dd}$ . Since Q And Bit Are Strong, The Circuit Will Not Be Discharged. As A Voltage Gap Of 0, There Would Be A Voltage Difference Between The Q' And The Node Voltage At Bit B, Which Reduces Bit B Voltage. Thus The Circuit And Existing Flows Are Discharged. This Sense Verstärkte Is Associated With Bit And Bit B. If Bit Is Tiny, The Performance Is 1. This Sense Verstärker Functions Like A Comparator. Hence  $Q=1$  Input And 1, Read Operation Output Verified. Likewise Take  $Q=0$  And  $Q'=1$  Into Consideration In The Memory. A Discharge On A Q And Bit Circuit Will Occur When There Is A Change In Voltage. The Transistors Must Be Proportionate To Q Below The Threshold. Read Restriction Is Named It. The Performance Would Be 0, As Bit Voltage Decreases. The Output We Obtain For Input  $Q=0$  Is 0. Thus Read Operation Is Verified In Both Instances.

**Write Operation:** Please Consider That The Memory Bits Are  $Q=0$  And  $Q'=1$ . Word Lines Are High At First And Write Operations Should Then Be Carried Out. In The Write Process Bit And Bit' Are Input Lines And Regulate The Lines, Initially Link The Bit B To The Ground In Order To Distinguish Between The Voltage Of Q' And Bit B. To Join 1 In The Sram Cell, The Aspect Ratio Of The Transistors May Be Modified. So Q Is Going To Be 1. Initially We Write  $Q=0$  Successfully Into The Memory After The Procedure  $Q=1$ .

**Hold Operation:** In Retention Mode, Word Line Is Turned Off Which Will Make Two Pass Gates To Become Off. Then A Feedback Loop Is Formed By The Cross Coupled Inverters Hence Data Will Be Hold If The Power Supply Is On.

Simulation Of 7t Sram Using 25nm Technology With Read And Write Operation Shown In Fig.5:




Fig. 5 Output Waveform Of 7t Sram

### 3. Proposed Method

As A Result Of The Devices' Tight Scaling, Sub-Threshold Leakage Increases And Also Has Other Unpleasant Effects, Such As A Jump In The Dibl Or A Threshold Voltage Decrease ( $V_{th}$ ) ( $V_{th}$ ).  $V_{th}$ 's Confidence In The Channel Length Would Increase After The First Roll Off. When The Channel Length Is Changed Insignificantly, The Network Properties Become Unpredictable, Resulting In Large Voltage Fluctuations. To Stop Special Effects On The Short Canal As Scaled, Oxide Scaling And Higher Thicknesses, As Well As No Uniform Doping, May Be Used . Because Of The Low Oxide Density, Direct Tunnel Currents Are High, Resulting In A Solid Electric Field [8]. The Adaptive Body Bias Method For Low Field Transparency (Abb) Was Designed To Support Sram Precision And Reliability By Compensating For Ageing Or Process Variations . The Proposed Abb Circuit Contains An On-Chip Analogue Regulation And A Minimal Voltage Sensor Circuit. Low Threshold Tension And Low Leakage (Lvt) Technology Guarantees Low Leakage And High Effectiveness Of The Sram Circuit, Decreases Static Power Dissipation Of The Sram Circuit By High-Speed, High Voltage, And Low Sleep Transfers, And Complements Mtcmos Technology. A 5t Sram Cell Is Required To Have Quick Power, High Density, And Low Energy Consumption . The Predicted Cell Of Cmos Sram Has A Lower Read And Write Capacity As Well As A Lower Energy Consumption. For The Cell, Only One End Of The Keeping Mechanism Is Used. The Static Control Exclusion Technique Is The Topic Of This Technique. A Symmetric Topology-Based Sram Was Projected To Have Greater Stability In . Two Transistors Disconnect Cell Storage Nodes From The Read Phase Path To Ensure Cell Data Stability. This Topology Reinforces Output Consistency. It Was Possible To Get A Low-Power Sram Multi-Port With Word Lines And Written Transistors. The Published Rows That Have Been Shared Are Distributed. The Requirements Requires One Printing, Two Reading And Two Writing, And Two Sram Readings For Nano Cmos Recording Applications. To Assist With Semi-Specific Writing Problems, The Cell Has A Cross-Point Write-Line Structure (Snm). To Reduce Cell Transistor Consumption And Area, The Written Bit Lines (Wbls) And Shape Row Entry Transistors Are Swapped With Neighbouring Bit Cells. Half Of The Frame Leaks, Wasting Resources. For Virtual Field Direct Columns, The Reading Stack Is Often Used To Save Read Space.




Fig.6 Proposed Schematic Representation Of Sub Threshold 7tsram Cell

Fig 6 Show The Low Swing Based 7t 1s1r Sram Schematic For Sub Threshold Operation Using 18nm Technology. Cmos Inverters Are Eligible For Read And Written Entry To Cell 4 (T1–T4), Along With Two Transistors T5 And T6. Access Transistors Are Enabled By Selecting A Word Line (W1). The T1 Resistor Of The "1" Node From The Supply Voltage Allows The Electricity To Move Through (Vdd). The Fresh Flows From The Recharged Bit Bar Line To The Field On The Other Hand To Discharge The Bit Bar Line The Write Feature Relies On Only One Of 2 Bit Lines To Perform A Write-Up Procedure To Minimize The Active Discharge Factor Of The Bit Line Pair. For Transmission Of New Data That Write Bit Line And The M5 Transistor Are Used (1 Bit). The Reading Path Increases The Noise Margin Considerably And Is Alienated From Of The Storage Nodes. For Reading The Cell Results Transistors M6, M7 Is Used. By The Link To Virtual Ground Assistance, The Transistor M7 Is Reduced To A Minimum.

**4.Variable Theshold Voltage:** The Threshold Voltage Of The Lower Threshold Is Different By A Control Circuit In This Technique With The Aid Of The Variable Suspension Bias Voltage. This Approach Calls For Strategies Of Twin Or Triple Well. The Overhead Region For The Bias Regulation Of The Substrates Is Far Smaller Here. The Key Issue With This Methodology Is That We Need A Really Wide Field In Order To Apply This Technique.

The Self-Controllable Dc Circuits May Be Used To Lower Leakage Capacity In Our Purpose-Based Technique. The Major Drawback Of This Circuit Is That The Circuit Is Driven By The Requirements And, If Necessary, Is Shut Off, Which Ensures That It Stands. The Leakage Power Can Also Be Reduced, Especially In Standby Mode, Using Our Technique.

## 5. Self Controllable Voltage Level Circuit

There Are Several Power Reduction Strategies For Portable Devices Powered By Batteries, Such As Mtcmos And Variable Cmos Threshold Voltage Systems (Multi-Threshold Voltage) (Vtcmos). Power Was Diminished In The First Technologies. Using High Vt Mosfet Switches To Control The Supply Is Disconnected. It Has A Problem Of Not Storing Data If It Is Used For Memories And Flip Flops. The Vcmos (Vtcmos) Vector Threshold Is Used In The Other Strategy To Reduce The Power Of Substrates By Growing The Bio Substrate. The Limitations Of This Approach Are Both Wide Area Problems And Power Dissipation. Therefore, A Self-Regulated Voltage Level Technique (Svl) Is Suggested Where The Enabled Load Circuits Permit Maximum Voltage Supply And Reduced Supply Voltage Seem To Be Able To Even Reduce Gate Leakage Currents . If Load Circuits In Standby Mode, The



Load Is Supplied To Them By —On A Switch, And The Drain-Source Tensions Of — Off Mosfets A Decrease  $V_{sub}$ .  $V_{sub}$  Is Supplied By The Power Supply.  $V_{th}$  Then Rises As The Present Sub-Threshold Falls.

**6. Lowering Supply Voltage:** The Original Voltage-Scaling Designed For Switching Power Reduction Should Be Used To Cut The Leakage Power Since The Dibl Decrease Of The Loading Voltage Is Attributed To The Sub-Threshold Leakage And The Leakage. It Can Either Be Statically Applied Via Multiple Power Supplies Or In A Dynamic One Via A Single Power Supply, But Both Voltage And Frequency Can Be Lowered If The Output Requirements Are Limited. This Is Analogous To Reducing Power Supply As Soon As The Circuit Enters Sleep Phase, Which May Be Done To Reduce The Vlsi Circuit Power Absorption.

**7. Leakage Control By Adding Control Pins:** Similar To The Vector Power, This Procedure For Reducing The Leakage Current. The Inner States Of The Circuit Are However Regulated By This Process. These Signals May Be Regulated By Multiplexing The Signals Or Shifting The Gates In Two Ways. A Sleep Signal Regulates The Multiplexing Process, Which Stipulates The State Of The Multiplexer. When The Sleep Signal Is Off The Circuit, The Signal Is Set In The Input Signal And The Sleep Signal Is Unchanged.

## 8. Simulation Results

In Sram, To Convert From Bl To Vdd, Simply Input A "1 Into The Cell", Which Begins Loading And Changing "Q" To "0". Sometimes One Is Better Than Many. By Connecting The "Qb" To The "1" Input, The M1 Can Let The Node Be Run. To Write The Data To The 0 State, Use The M5 To Access The Bit Line. The Q Node Starts Discharging At This Stage, This Node, The Flow Shifts To M3. When The Qb Has Fired, The M2 Will Energise The Zero Generation, After Which A Justification Will Be Produced From The Zero Node. Read The Cell Activity 0: A0 Is The Cell To Be Read: Until Data In The Bit Line Are Loaded, They Have Been Applied To Vdd. The Current Value Of The Bit Line Is Not Being Changed Until After It Has Been Pre-Loaded With A Value Before Being Shifted Out Of Phase.




Fig.7 Schematic Of Sub Threshold 7t Sram Cell Schematic Circuit Implemented Using Adiabatic Logic In Tanner Eda Tool To Analyze And Compare With The Existing Design.

Fig 7 Shows The 18nm Technology Based Low Swing 7t Sram Using Voltage Controllable Design Designing Using Adiabatic Logic And Its Operation .

**Write-1 Operation:** In The Write Operation Mode In The Sram Cell The Bit Line Bl Is Used To Write The Data. To Perform The Write Operation Blb And Wl Line Are Used. In The Operation When We Write "1" In The Cell The Bl Is Charged To Vdd And M5 Enable The Wl Signal And Then The "Q" Node Start Charging And Turns To

M4 Leads To Flip “Qb” Node To Logic „0“. Then 'Qb' Node Helps Enabling The M1 For Writing Logic“ 1 ' At 'Q' Node.

**Write-0 Operation:** If Data Need To Be Written Is '0', Write Bit-Line Should Be At Logic Low, And M5 Turns On, By Enabling W1 Signal. Then The Node “Q” Starts Discharging And Turns On M3 Which In Turn Flips 'Qb' Node To Logic '1'. After That 'Qb' Helps Turning M2 On, Which Facilitates Discharging 'Q' Node Properly, And Consequently Logic '0' Is Obtained At 'Q' Node.

**Read 0 Or 1 Operation:** In Read Operation The Sram Data Is Read From The Cell. At The Initial Stage The Data In The Bit Line Is Begun Pre-Charging To Vdd. After Pre-Charging The Bit Line The Read Signal Is Activated. It Depends On Whether The Data In Rbl Holds Or Discharged Is Decided By Sram Cell. After Pulling The Read Line To Vdd Rbl Is Discharged, Then It Going To Indicate The Sram Cell Store “0” In It. If It Hold The Charge Then It Store “1”. Then Read Operation W1 Is Inactive At Logic “0”.Simulation Of 7t Sram Using 18nm Technology With Read And Write Operation As Shown In Below.




Fig. 8 Output Analysis Of Sub Threshold 7t Sram Cell

## 9.Comparison Table

Table- I

### Performance Evaluation Of Existing And Proposed Sram's

| Parameters | 6t Sram | 7 T Sram | 7t Sram With Subthreshold Using Low Swing Logic |
|------------|---------|----------|-------------------------------------------------|
| Mosfets    | 6       | 10       | 7                                               |



|                       |                        |                       |                       |
|-----------------------|------------------------|-----------------------|-----------------------|
| Delay (Nsec)          | 1.01                   | 0.96                  | 0.97                  |
| Power (W)             | $4.102 \times 10^{-3}$ | $2.76 \times 10^{-3}$ | $1.12 \times 10^{-3}$ |
| Area<br>(No.Of.Nodes) | 7                      | 11                    | 11                    |
| Input Voltage<br>(V)  | 5                      | 3                     | 1.2                   |
| Technology            | 25nm                   | 25nm                  | 18nm                  |

## Conclusion

A 7t Sram Design Was Submitted In This Report. In Order To Minimize The Static Power Dissipation The Proposed Sram Is Using A Footer Nmos Button With Input Sl. The Theoretical Sram Cell Has Been Designed With 18nm Tanner Technology. Our Simulator Findings Indicate That, Over The Current System, The Heat Transfer Of The Simulation Design Is Increased.

**Future Scope:** For Potential Studies, The Proposed Dff May Be Integrated Into Dynamic Digital Networks, Integrating Sequential And Combinatorial Logic. In Future Studies, The Proposed Dff May Be Integrated Into Dynamic Digital Structures By Integrating Sequential And Combinatorial Logic. In Potential Research Activities, The Proposed Dff May Be Integrated Into Dynamic Digital Networks, Incorporating Sequential And Combination Reasoning. In Future, This Proposal May Be Integrated Into Various Implementations Including Embedded Systems, Which Are Power Consumption-Hungry Cpus. The Total Energy Usage Of The Array Is Lowered Also When This Sram Cell Is Integrated Into An Array, Which Is Extremely Useful For All Automotive Electronics. For Future Analysis, The Suggested Dff Incorporation Into Dynamic Digital Structures Could Require A Combination Of Serial And Combinational Logic.

## References

1. M. Alioto, S. Bongiovanni, M. Djukanovic, G. Scotti And A. Trifiletti, "Effectiveness Of Leakage Power Analysis Attacks On Dpa-Resistant Logic Styles Under Process Variations," In Ieee Transactions On Circuits And Systems I: Regular Papers, Vol. 61, No. 2, Pp. 429-442, Feb. 2014.
2. M. Neve, E. Peeters, D. Samyde And J. -. Quisquater, "Memories: A Survey Of Their Secure Uses In Smart Cards," Second Ieee International Security In Storage Workshop, Washington, Dc, Usa, 2003, Pp. 62-62.
3. W. Liu, R. Luo And H. Yang, "Cryptography Overhead Evaluation And Analysis For Wireless Sensor Networks," 2009 Wri International Conference On Communications And Mobile Computing, Yunnan, 2009, Pp. 496-501.
4. D. Samyde, S. Skorobogatov, R. Anderson And J. -. Quisquater, "On A New Way To Read Data From Memory," First International Ieee Security In Storage Workshop, 2002. Proceedings. Greenbelt, Md, Usa, 2002, Pp. 65-69.
5. M. Alioto, L. Giancane, G. Scotti And A. Trifiletti, "Leakage Power Analysis Attacks: A Novel Class Of Attacks To Nanometer Cryptographic Circuits," In Ieee Transactions On Circuits And Systems I: Regular Papers, Vol. 57, No. 2, Pp. 355-367, Feb. 2010.

6. V. Rožić, W. Dehaene And I. Verbauwhede, "Design Solutions For Securing Sram Cell Against Power Analysis," 2012 Ieee International Symposium On Hardware-Oriented Security And Trust, San Francisco, Ca, 2012, Pp. 122-127.
7. R. Gitterman, M. Vicentowski, I. Levi, Y. Weizman, O. Keren And A. Fish, "Leakage Power Attack-Resilient Symmetrical 8t Sram Cell," In Ieee Transactions On Very Large Scale Integration (Vlsi) Systems, Vol. 26, No. 10, Pp. 2180-2184, Oct. 2018.
8. Hulfang Qin, Yu Cao, D. Markovic, A. Vladimirescu And J. Rabaey, "Sram Leakage Suppression By Minimizing Standby Supply Voltage," International Symposium On Signals, Circuits And Systems. Proceedings, Scs 2003. (Cat. No.03ex720), San Jose, Ca, Usa, 2004, Pp. 55-60.
9. R. E. Aly And M. A. Bayoumi, "Low-Power Cache Design Using 7t Sram Cell," In Ieee Transactions On Circuits And Systems Ii: Express Briefs, Vol. 54, No. 4, Pp. 318-322, April 2007. [10] R. Gitterman, O. Keren And A. Fish, "A 7t Security Oriented Sram Bitcell," In Ieee Transactions On Circuits And Systems Ii: Express Briefs, Vol. 66, No. 8, Pp. 1396-1400, Aug. 2019.
10. Daihyun Lim, J. W. Lee, B. Gassend, G. E. Suh, M. Van Dijk And S. Devadas, "Extracting Secret Keys From Integrated Circuits," In Ieee Transactions On Very Large Scale Integration (Vlsi) Systems, Vol. 13, No. 10, Pp. 1200-1205, Oct. 2005.
11. V.Rukkumani, M Saravanakumar, K Srinivasan "Design And Analysis Of Sram Cells For Power Reduction Using Low Power Techniques" 978-1-5090-2597-8/16/ C\_2016 Ieee.
12. Kevin,Z., Embedded Memories For Nano-Scale Vlsis. 2009: Springer Publishing Company, Incorporated.400.
13. Wang, D. P., Lin, H. J., Chuang, C. T., & Hwang, W. (2014). Low-Power Multiport Sram With Cross-Point Write Word-Lines, Shared Write Bit-Lines, And Shared Write Row Access Transistors. Ieee Transactions On Circuits And Systems Ii: Express Briefs, 61(3), 188–192.
14. Islam, A., & Mohd, H. (2012). Variability Aware Low Leakage Reliable Sram Cell Design Technique. Journal Of Microelectronics Reliability, 52, 1247–1252.
15. Kim, T. H., Liu, J., Keane, J., Kim, C. H. (2008). Circuit Techniques For Ultra-Low Power Subthreshold Srams. In Ieee International Symposium On Circuits And Systems (Iscas) (Pp. 2574–77).
16. Singh, J., Pradhan, D. K., Hollis, S., Mohanty, S. P., Mathew, J. (2009). Single Ended 6t Sram With Isolated Readport For Lowpower Embedded Systems. In: Design, Automation & Test In Europe Conference & Exhibition (Pp. 917–22).
17. Azam, T., Cheng, B., Cumming, D. R. S. (2010). Variability Resilient Low Power 7t-Sram Design For Nano Scaled Technologies. In 11th International Symposium On Quality Electronic Design (Isqed) (Pp. 9–14).
18. Sil, A., Bakkamanthala, S., Karlapudi, S., Bayoumi, M. (2012). Highly Stable, Dual-Port, Subthreshold 7t Sram Cell For Ultralow Power Application. In Ieee 10th International Conference On New Circuits And Systems (Newcas) (Pp. 493–7).
19. Chen, G., Sylvester, D., Blaauw, D., & Mudge, T. (2010). Yielddriven Near-Threshold Sram Design. Ieee Transaction On Very Large Scale Integration (Vlsi) System, 18(11), 1590–1598.

