

Design and Analysis of Power Efficient 3-Tap FIR Digital Filter Using Folding Architecture

T.Jagadesh¹, K.Balamurugan², S.Vivekanandan³, C.J.Vignesh⁴ & V.Kamalkumar⁵

^{1,2,3,4,5} Assistant Professor,

KPR Institute of Engineering and Technology, Coimbatore.

Abstract

In the field of correspondence, signal preparing, picture handling and so forth. Channels have a fundamental part in exhibitions like commotion decrease, reshaping the recurrence band, channel leveling, impedance computation and so forth.. In this paper, to lessen the force utilization and to speed up FIR channel, a novel 8T Full Adder(8T FA) and different structures of FIR channel are proposed. 8T FA lessens the dynamic force utilization as far as decreasing the exchanging action accordingly accomplishing the low force. In view of 8T FA rationale a 3 tap FIR channel is actualized utilizing Tanner instrument in 90 nm Technology with a recurrence of 250MHz at 3.3V. The recreation results show the force utilization of the FIR channel utilizing 8T FA is 724μW.

Keywords: FIR Filter, Leakage current, Glitches, Power Consumption.

1. Introduction

Channels assume a significant part in the field of correspondence, radar, biomedical sign preparing, video handling as the electronic business is developing quickly. Channels may be computerized or simple channel. In computerized channel, FIR channel assume a crucial part in the exhibitions, for example, adjustment, reshaping and control of the recurrence range of sign as indicated by the ideal prerequisites. A channel is a gadget that eliminates some undesirable segment or highlight from a sign. Sifting is a class of signal preparing, which characterize the total or incomplete concealment of certain parts of the sign. Channels are of two kinds simple and computerized. In advanced channel among the FIR furthermore, IIR, Fir channel are the significant structure blocks in view of their straight stage and stability. FIR structure have a limited number of info tests which influence the age of a given yield test and a period invariant discrete straight framework, oftentimes utilized in (DSP) framework by temperance of strength and simple execution. Plays out the recurrence molding or the direct forecast on a discrete-time input arrangement $\{x_0, x_1, x_2, \dots\}$.

The yield is acquired as an aggregate of postponed and scaled information tests a LTI framework interfaces with its information signal through a cycle called direct convolution meant by $y = x * h$ where h is the channel reaction, x is the info signal, y is the yield which is convolved. The convolved grouping is given by,

$$y(n) = x(n) * h(n) \quad (1)$$

$$y(n) = \sum_{k=0}^{N-1} h_k x(n - k) \quad (2)$$

The N^{th} request LTI channel is spoken to in figure 1 which comprise of adders, multipliers and tapped defer components and the yield is gotten increasing the postponed inputs and the coefficients which is given in equation 1.




Figure 1. Structure of FIR Filter

One of the operand introduced to every multiplier is likewise known by name cross-over channel recommending its "tapped postpone line structure" [8]. The measure of intensity scattering in CMOS circuit can be dictated by three means, for example, static force scattering, dynamic force dissemination, cut off power scattering. Low force dissemination will permit the framework to work longer with a similar battery. Force utilization in a rationale network relies upon framework clock recurrence (f), exchanging action (P_i), size of semiconductor and their capacitance (C_{eq}), gracefully voltage (V_{DD}), hamper (I_{sc}) and spillage current (I_L), as yielded equation(3).

$$P = \sum f p V_{DD} C_{eq} V_{Swing} + I_L V_{DD} + V_{DD} \sum I_{sc} \quad (3)$$

2. Literature Review

Expansion is one of the essential math tasks. It is utilized widely in numerous VLSI frameworks, for example, application-explicit DSP structures and microchips. The primary undertaking is including two twofold numbers and it performs deduction, duplication, division, address figuring, and so forth. In all the frameworks the snake decides the general presentation of the framework. That is the reason upgrading the execution of the full-snake cell (the structure square of the double viper) is a huge objective. Distinctive rationale styles have been proposed to execute 1-piece snake cells. They normally intended to decrease power utilization and speed up. Over the most recent decade, certain contemplations have been laid on the plan of snake. Shubhajit Roy Chowdhury, Aritra Bannered (2008) have planned a 8 piece full snake utilizing a three semiconductor XOR gate [13]. It depends on the altered adaptation CMOS inverter and pass semiconductor. The force postpone result of 3T XOR is marginally bigger than 4T XOR yet has less postpone with the end goal that it has a low force defer item. Along these lines full snake can work at low voltages, yet gives a decent speed.

Chyn Wey, Chun-Hua Huang, and Hwang-Cheng Chow (2002) proposed another low-voltage CMOS 1-piece full viper by joining XOR(XNOR) utilized in regular full viper and transmission doors [2] which gives full voltage swing at a low gracefully voltage and offers unrivaled execution in force and speed and low voltage full snake. E. Abu-Shama, A. Elchouemi, S. Sayed, M. Bayoumi (1996) proposed the plan of full snake utilizing the plan for XOR work [1] which requires complete number of 14 semiconductors. Full snake has negligible cell limit. The whole circuit doesn't expend a lot power, because of ground. New full viper has a decent sign level yield and gives best execution in force, region and postponement.

Ahmed M. Tricks, and Magdy A. Bayoumi (1998) proposed an amazing failure power, rapid CMOS 1-piece full viper [2]. It depends on XOR-XNOR doors and pass semiconductors with the end goal that it has 16 semiconductors. Full viper has no short out except for has lower dynamic force, because of less number of circuit capacitances. Keivan Navi, Omid Kavehie, Mahnoush Rouholamini, Amir Sahafi, and Shima Mehrabi (2002) proposed another plan called "connect". Extension configuration offers more normality and higher thickness by utilizing a few semiconductors named connect semiconductors [10].

Extension semiconductors give the chance of sharing semiconductors of various way to make another way from gracefully lines to a yield. Conventional Boolean rationale style isn't emblematically finished; the yield of a Boolean entryway isn't emblematically finished; the yield of the Boolean door is substantial

at the point when referred to with time and its capacity utilization is relying on the appearance of appearance of the following info and till the appearance of the following information it devours a huge power.

3. Proposed Methodology

3.1. 8T Full Adder

A full snake circuit can be actualized with various mixes of XOR/XNOR rationale and multiplexer. XNOR/XOR cell have high force utilization than single XNOR door. Proposed full snake circuit has been executed by two XNOR doors furthermore, one multiplexer block as demonstrated Figure 2. Entirety is produced by two XNOR doors furthermore, Cout is produced by two semiconductors multiplexer block.

Reproductions have been performed utilizing SPICE dependent on TSMC 90nm CMOS innovation with flexibly voltage of 3.3V.




Figure 2 8T Full Adder

3.2. 8 Bit Braun Multiplier

Exhibit Multiplier is planned dependent on 8T Full Adder structure. To execute $n \times n$ Exhibit Multiplier $2n-1$ Half Adder and $2n$ Full Adder are utilized. The principle downside in exhibit multiplier is the zone and postponement are expanded.




Figure 3 4-bit Braun Multiplier

3.3. 8 Bit D-Flip Flop

The defer component for the FIR Filter is generally comprised of D-Flip Flop. An epic 10T D-Flip Flop is utilized as the defer component in FIR Filter plan. The semiconductor structure of D-Flip Flop is appeared in the Figure 3. It depends on the ace slave association of two D-Latches. Utilizing 10T D-Flipflop a 8-piece D-FF is planned appeared in Figure 4.




Figure 4 8-Bit D Flip-flop

4. Results and Discussions

Utilizing the above planned segments, for example, 8T Full Adder, 16-piece Ripple Carry Save, 8x8 Braun Multiplier and 8-piece D-Flip Flop, FIR channel is planned. The semiconductor level structure of Low Voltage Low Power 3-tap FIR Filter utilizing GDI Strategy is appeared in the Figure 6.




Figure 5 Magnitude Response of FIR Filter




Figure 6 3-tap FIR Filter

Utilizing Retiming procedures force can be additionally decreased by changing the area of defer components. The retimed FIR channel is appeared in Figure 7.




Figure 7 Folded 3-tap FIR Filter




Figure 8 FIR Output

5. Correlation of Performance

The 8-tap FIR channel is planned utilizing Null Convention rationale and recreated utilizing Custom creator Tool at a recurrence of 250MHz at 1.2V in 90nm Technology. The FIR channel planned utilizing Null Convention Logic gives of low force utilization when contrasted and that of CMOS Logic which is appeared in table 1. Consequently the results demonstrate that FIR Filter planned utilizing 8T full viper requires low force.

Table.1 Performance comparison on power

S.No	Performance Comparison		
	FIR Filter Structures	Conventional CMOS Full Adder (uW)	8T Full Adder (uW)
1	Direct Form FIR	14.5	7.8
2	Retimed FIR	12.289	7
3	Folded FIR	9.076	6.6

6. Conclusion

The FIR Filter is planned in circuit level utilizing 8T Full Adder and reenacted utilizing Leather expert device in the 90nm innovation, and at a recurrence of 250 MHz. The force utilization of the FIR Filter utilizing 8T FA is 724 μ W. The reenacted outcome is contrasted and the customary FIR Filter planned utilizing CMOS Logic. Reenactment results demonstrated that the force devoured by the Filter planned utilizing 8T FA is less.

References

- [1]. Abu-Shama.E, A. Elchouemi, S. Sayed, M. Bayoumi “An Efficient Low Power Basic Cell for Adders” IEEE Transactions 1996.
- [2]. Ahmed M. Shams, and Magdy A. Bayoumi “A novel low power building block cells for Adders” International journal in IEEE 0-7803-4455-3/98/\$10.00 © 1998 IEEE.
- [3]. Chyn Wey, Chun-Hua Huang, and Hwang-Cheng Chow “A New Low-Voltage CMOS 1-Bit Full Adder for High Performance Applications” IEEE transactions 2002.
- [4]. Fried E.G and W.Powell, April (1986) “Design and analysis of a hierarchical clock distribution system for synchronous standard cell/macro cell VLSI”, IEEE J.Solid-state circuit, vol.SC-21, No.2, pp.240-246.
- [5]. Gerald E.Sobelman and Karl M.Fant, (1998) “CMOS circuit design of threshold gates with Hysteresis” IEEE International symposium on circuits and systems (II), pp.61-65.
- [6]. Hauck.S, (1995) “Asynchronous Design Methodologies :An overview”, Proceeding of the IEEE, vol.83, No:1, pp.69-93.
- [7]. Ilana David, Ran Ginosar, and Michael Yoeli (1992) “An efficient Implementation of Boolean functions as self timed circuits” IEEE transactions on computers, vol.41, No1 pp.2-10.
- [8]. J.G.Proakis and D.G.Manolakis, “Digital signal processing: Principles algorithms and applications”, 3rd edition, Prentice Hall.
- [9]. Karl M.Fant, Scott A.Brandt, (1997) “Null Convention logic -Thesis logic setting the standard for clockless systems” 1080 Montreal Ave., St.Paul MN 55116-2325.
- [10]. Keivan Navi, Omid Kavehie, Mahnoush Rouholamini, Amir Sahafi, and Shima Mehrabi “A Novel CMOS Full Adder” International journal on VLSI design (VLSID,07) @2007.
- [11]. J.S. Yuanb, S.C. Smith, R.F. DeMarab, D. Fergusonc, D. Lamb (2004) “Optimization of NULL convention self-timed circuits” Integration of VLSI journal 37 135–165.
- [12]. Scott C.Smith (2000) “Design Methodology and optimization Techniques for Null convention Delay Insensitive Digital circuits”, Ph.D. Candidacy Proposal.
- [13]. Shubhajit Roy Chowdhury, Aritra Banerjee, Aniruddha Roy, Hiranmay Saha “A high Speed 8 Transistor Full Adder Design using Novel 3 Transistor XOR Gates” International Journal of Electrical and Computer Engineering, 3:12 2008.