A Tripartite Random Pulse Width Modulator for Efficient Distribution of Harmonic Power in High Power AC Drives

S.Senthamil Selvan¹ and R.Sundaramurthy²

¹Department of Electrical and Electronics Engineering, SCSVMV University, Kanchipuram, INDIA. ²Department of Electronics and Instrumentation Engineering, Pondicherry Engineering College, Puducherry, INDIA.

Abstract

The incessant research effort on variable speed AC drives has resulted several performance enhanced pulse width modulation (PWM) strategies with improved features like the efficient exploitation of DC link voltage, the reduced voltage total harmonic distortion (THD), the ease of filtering, lesser switching losses etc. The radical contemplation reveals that the intricacy prevails in the harmonic spreading savy, and the remnant task of distributing the harmonic power in the PWM strategies has not been addressed to the fruition, hitherto. The random PWM (RPWM) schemes are successful in reducing the harmonic spread factor (HSF) significantly, whilst to retain the basic metrics, the tenet of introducing randomness to be amalgamated with the high performance deterministic PWM strategies. This research paper suggests an inventive RPWM, a tripartite RPWM (TRPWM), wherein both the random position and random carrier abilities pervade to the pristine space vector PWM (SVPWM) to invigorate the harmonic power spreading feature in the three phase voltage source inverter (VSI) fed induction motor drive system. The reference waves are obtained by the time calculation of states in respective sectors of the space vector diagram. The initial carrier selection amid the four triangular carriers is done using two pseudo random binary sequence (PRBS) generators. As a sequel of this randomized carrier generation, the gating pulses are generated by comparing with reference signals, and finally, the positional randomization is incorporated using a third PRBS. A formulaic investigation on the harmonic spreading ability of the pristine SVPWM, the SVPWM with single randomness, and the suggested TRPWM is performed in MATLAB/Simulink platform. Further the experimental corroboration is done in a proof-of-concept (POC) prototype, with the patronage of a SPARTAN-6 (XC6SLX45) FPGA processor, an IGBT based three phase VSI and a 2.2kW, 14Nm induction motor.

Keywords: Distribution of harmonic power, harmonic spread factor (HSF), random pulse width modulation, tripartite RPM (TRPWM), voltage source inverter (VSI).

1. Introduction

The significance and the utilization of voltage source inverters (VSIs) are increasing unrivalled in industrial applications, day by day [1]-[2]. The principle of the pulse width modulation (PWM) strategy, which is used to synthesize the desired output voltage of VSI, influences the output quality [3]-[4]. Sinusoidal PWM (SPWM) and its variants

prevail as the most imperative PWM strategies for VSI drives. PWM-VSIs are increasingly involved in the power conversion systems of modern industries [5]. As a sequel of the SPWM, a host of PWM switching strategies have been suggested in the last few decades to confront the application demanded waveforms quality[6]-[8]. The resourceful PWM tenets not only pledge high quality output, but also augment the overall system performance [9]-[10]. Most VSI drives utilize the SPWM and its variations owing to their fixed switching frequency, lesser ripple current, and determined harmonic spectrum characteristics [11]. This kind of carrier based, natural sampled PWM methods establish a "per carrier cycle average output voltage" equal to the reference voltage. The establishment of PWM pulse patterns by a modulation scheme is simply an amplitude to pulse width conversion, and hence the resulting harmonic profile is deterministic, in turn these traditional PWM strategies are named as deterministic PWM methods.

In addition to the requirements like the waned distortion, the improved fundamental, the simple filtering etc. the industrial electric drives appended additional constraints on the VSI drives, which are limited values of the acoustic noise and the vibration [12]. The harmonic spectrum of output voltage in any deterministic PWM method has a huge number of harmonic components about the carrier (switching) frequency and its integer multiples. Due to this, the AC drives create an acoustic noise, the radio interference, and the undesirable harmonic heating [13]. To reduce the acoustic noise and the associated vibrations, the discrete harmonic clusters inherited in the deterministic PWM strategies must be distributed over the complete range of frequency spectrum. That is, instead of having few dominant harmonics (at discrete frequencies), having colossal number of harmonics (as a continuous frequency band) with an insignificant magnitude. More preciously, it requires a shift from deterministic PWM schemes to non-deterministic PWM schemes. For instance this non-deterministic feature can be obtained by varying either the pulse position or the switching frequency, randomly and as a result the harmonics components will spread over a band and the discrete harmonic components can be appreciably diminished. This is the indispensable tenet of random pulse width modulation (RPWM) methods, which have attracted the application engineers in the recent years [14]. Though the Figure 1 accommodates the comprehensive family tree of the RPWM [15], still there exist several categories.

An intensive research effort has been noticed in the field of RPWM applied to AC drives. To exhort the ambit importance a search on the keyword "random pulse width modulation" is performed in the IEEE portal. The Figure 2 shows the surfeit of the keyword in the adored publisher's portal, year wise. The limbs indicate both year and the count of the paper published (year, count). The count of entirety spells the heap of research interest on this breed of PWM method, which is 830 [16]. The pseudorandom carrier produced in [17] is a bizarre one than random switched carrier, wherein the zero ('0') and one ('1') states of the pseudo random binary sequence (PRBS) generator chooses between the a fixed frequency carrier and the inverted form. This strategy is referred as random carrier PWM (RCPWM) in this article.

A kind of hybrid RPWM suggested in [18] mixes the characteristics both the RCPWM and the random pulse position PWM (RPPWM). The corroboration based on TMS320LF2407 DSP has been successful in spreading the acoustic noise in the 1.5kW three-phase induction motor under the 2.5A load condition. P.Muthukumar et al. have devised a co-simulation procedure for implementing the RCPWM using Spartan3E500 FPGA device to effectively scatter the acoustic noise spectra in the three phase inverter drive [19]. The successful implementation of RCPWM for multilevel inverter fed brushless DC motor has been presented [20]. Many authors have attempted to incorporate the randomness in the prevailing variations of space vector PWM (SVPWM) [21]-[22]. International Journal of Future Generation Communication and Networking Vol. 13, No. 2, 2020, pp. 797-808



Figure 1. Growing Family of RPWM



Figure 2. Surfeit of RPWM Articles - Year Wise Data (IEEE)

The onus of any RPWM lies in two fold; the first one is the introduction of high randomness to enable the distribution of the harmonic power; the second one is retaining the primary performance indices like the fundamental magnitude of output voltage (voltage gain), total harmonic distortion (THD) etc. in the acceptable limit. This paper has carefully viewed the lapses this field, and inventively amalgamates the SVPWM with the RCPWM and RPPPWM to have a praiseworthy harmonic spreading effect in the high

performance three phase PWM scheme suggested. The suggested RPWM is named as a tripartite RPWM (TRPWM). In a formulaic study involving both theoretical investigation and experimentation, the basic SVPWM, random carrier cuddled SVPWM, random pulse position cuddled SVPWM and finally the proposed TRPWM are compared for output voltage fundamental component (V₁), harmonic spread factor (HSF), THD and the harmonic spectrum. All the four PWM strategies subsumed are coded using the very high speed integrated circuit hardware description language (VHDL) in a structured optimum architecture. The ModelSim 6.3 is employed for the functional simulation, and the register transfer level (RTL) authentication and the accomplishment are done in the Xilinx ISE 13.2 synthesize tool. Finally, the modulators are configured to the SPARTAN-6 XC6SLX45 field programmable gate array (FPGA) device. The generated pulses are fed to the IGBT based VSI to drive the 2.2kW, 14Nm induction motor. The proposed TRPWM is successful in spreading the harmonic power than other three cases subsumed without sacrificing the primary indices.

2. Tripartite Random PWM

The Figure 3 shows the scheme for the proposed TRPWM, which involves three stages as suggested by the name to synthesize the required gate pulses. The architecture consists of a triangular carrier generator, a space vector reference wave generator, PRBS generators, multiplexers, comparators, and apposite logic gates.



Figure 3. The scheme of TRPWM

As mentioned earlier, the TRPWM incorporates both the randomness of RCPWM and RPPWM in the SVPWM. The randomness in the carrier is done in the pre-pulse

generation (before comparators) stage and the positional randomness is induced in the post pulse generation stage. In the carrier randomness, there are four carriers used. The selection amid them are done using two select bits obtained from the PRBS generators (one is 16-bit and other is 8-bit). It is worth to note that in the basic RCPWM, commonly two carriers are being used, while in this architecture four carriers are employed to have better cycle wise randomness in the carrier. The random carrier obtained is compared in the comparators C1, C2 and C3 with the space vector references, abreast. The typical comparison of this case is hinted in Figure 4 for the ready reference. This results three different trains of pulses.



Figure 4. Generation of Gate Pulse in RCPWM

Similar to the pulses obtained in the above discussion another set of pulses obtained by the comparison of the inverted form of the random carrier with those three space vector references in comparators C4, C5 and C6. Three space vector references are same signals with 120⁰ phase differences. Hence there are two sets of RCPWM pulses; each set has three pulses and total six pulses. The random positioned pulses are obtained as a sum-of-product (SOP) function involving two terms; first one is by the PRBS bit and the pulse belongs to first set (product term), and the second term is the product term of inverted PRBS bit and the second set pulse. This is done for every phase separately. The resulting three pulses and their inverted forms six pulses for the three phase VSI. The PRBSs are linear feedback shift registers (LFSRs) based on the feedback logic created through the linear XOR, wherein the output sequence is determined by three values, viz. initial states (values) of the shift register, shift register tapings and the feedback structure.

3. Simulation Study

The comprehensive simulation is performed in MATLAB R2010a. The complete drives system with the devised PWM strategies is schematized in the MATLAB's Simulink window. The key specifications of the induction motor are listed in Table 1. The carrier frequencies for RCPWM are 2kHz, 3kHz, 3.5kHz and 4kHz. For RCPWM and RPPWM the carrier with 3 kHz and its inverter signal are used. In case of SVPWM, an analog space vector reference with a triangular carrier of frequency 3 kHz is used. The input voltage for the front end rectifier is calculated as follows.

$$V_{dc} = \frac{3\sqrt{V_m}}{\pi} \tag{1}$$

Considering the DC link voltage, V_{dc} as 415V, the supply peak (V_m) obtained as 250.9V. The rated torque is obtained from the motor parameters listed in the Table 1 using the basic equations.

$$T = \frac{P}{\omega} = \frac{2200}{157.07} = 14Nm$$
(2)

For a fan type load, the torque coefficient is computed as detailed beneath.

$$T = K\omega^{2}$$
(3)
14 = K×157.072 (4)
 $K = 0.0005675$ (5)

Parameter	Value
Rated power	2200W
Line voltage	380V (rms)
Stator resistance	3Ω
Rotor resistance	3Ω
Magnetizing inductance	220mH
Stator inductance	9mH
Rotor inductance	9mH
Pole pair	2
Frequency	50Hz

Table 1. Specifications of Induction Motor

The simulation is performed for the entire range of modulation index and a wide range of load torque values. The representative results are provided for rated load for the TRPWM from Figure 5 to Figure 7. The Figure 5 shows the line voltages of the inductor motor with the TRPWM and the corresponding voltage harmonic spectrum for R phase voltage. Similarly the line currents and the harmonic spectrum for the R phase are pictured in Figure 6. Figure 7 demonstrates the common mode voltage (CMV) and the torque response for the TRPWM.



Figure 5. Line Voltage and Harmonics Spectrum for R-Phase - TRPWM



Figure 6. Line Current and Harmonics Spectrum for R-Phase - TRPWM





The CMV is the voltage measured between the load neutral (star point) and the supply ground, which is caused / influenced by the PWM strategies and must be reduced. The CMV plays an objectionable role in the shaft voltage [23]. Thus, one important solution for reducing the shaft voltage and leakage current is the remission of CMV. Practically the voltage between the ground and the mid-point (center) of the DC link 'o' is neglected and hence the CMV of the drive is measured between the neutral and the DC link mid-point.

$$CMV = \frac{v_{ao} + v_{bo} + v_{co}}{3} \tag{6}$$

Where, v_{ao} , v_{bo} , and v_{co} are the voltages between respective phase windings and the DC link mid-point. The accepted metric for quantifying the harmonic distribution savvy of the particular PWM technique is HSF [21]. The HSF directly indicates the spread spectra effect of RPWM and conventional PWM schemes. Its value must be as low as possible to have lesser acoustic noises and mechanical vibration. In fact to have the flat spectra of white noise (ideal case), the HSF value must be zero. The expression for HSF is given below.

$$HSF = \sqrt{\frac{1}{N} \sum_{j \ge 1}^{N} (H_j - H_0)^2}$$
(7)

ISSN: 2233-7857 IJFGCN Copyright © 2020 SERSC 803

Where, 'N' represents number of harmonics taken for the computation; H_j is the amplitude value of the jth component of harmonics; and H_0 is the average value calculated for all harmonics components. 'N' is taken as 500 in this study, which is the default restraint in the MATLAB software tool. The relation for obtaining the H₀ is given in (8).

$$H_0 = \frac{1}{N} \sum_{j>1}^N H_j \tag{8}$$

The torque ripple, ΔT_r in the electrical motors is expressed as the percentage (%) of the variation amid the maximum value of torque (T_{max}) and the minimum value of torque (T_{min}) compared to the average value of the torque (T_{ave}).

$$\Delta T_r = \frac{(T_{\text{max}} - T_{\text{min}})}{T_{ave}} x100\%$$
(9)

Table 2 shows the detailed comparison of the different PWM schemes along with the proposed TRPWM. The HSF is computed by copying the harmonics magnitudes of output voltage rendered by the 'Powergui' block of Simulink. Transferring the data from the 'Powergui' to Microsoft Excel is done through Crimson editor. The second column of the table is earmarked for the fundamental component of output voltage, V_1 in volts. The modulation index, which is the control variable for the output voltage in PWM strategies, is different for SPWM and SVPWM both in the way of definition as well as in the concept. Hence to have prevalent platform for the formulaic comparison, a specific value of V_1 , 285V (rms) is taken rather than a specific modulation index. The suggested TRPWM outperforms in almost all metrics over its counterparts. Its HSF is 52.8% lesser than the worst performer SPWM, while 24% lesser than its nearest competitor, the RPWM resulted from the amalgamation of SVPWM and RPPWM. Similar performance enhancement is noticed in CMV and torque ripple also. There exists a marginal improvement in the voltage and THD values. The harmonic spectra of the output voltages of RCPWM and RCPWM cuddled SVPWM are pictured in Figure 8.

PWM Strategy	V ₁ (V)	V _{THD} (%)	I _{THD} (%)	HSF	ΔT _r (%)	CMV Peak value	CMV Average (V)
SPWM	285.7	82.76	4.00	7.71	6.76	245.5	29.04
RCPWM	285.7	77.93	3.15	4.21	5.12	221.7	5.878
RPPWM	286.0	76.09	3.17	4.35	4.53	221.9	4.397
SVPWM	286.1	58.02	3.01	5.57	6.01	220.3	4.731
SVPWM+RCPWM	286.4	61.65	3.85	4.10	4.97	211.6	4.236
SVPWM+RPPWM	285.9	61.78	3.74	3.78	5.10	218.1	2.232
TRPWM	286.0	58.32	3.39	2.87	3.19	213.5	2.236

 Table 2. Performance Comparison amid RPWM Strategies



Figure 8. Output Voltage Harmonic Spectra-RCPWM & SVPWM+RCPWM

4. Experimental Investigations

The architectures of TRPWM tenet and other six PWM strategies' tenets are coded using the VHDL language and implemented in the SPARTAN-6 FPGA (XC6SLX45) processor. As mentioned earlier the module wise functionalities of the architectures are simulated scrupulously using the ModelSim software. The proof-of-concept experimental prototype is photographed in Figure 9. The representative RTL view of the architecture resulted for the TRPWM is given in Figure 10 as a screen shot, while the Figure 11 presents the comprehensive timing analysis. Figure 12 diagrams line voltages and currents waveforms obtained from the laboratory testing. Figure 13 and Figure 14 give the output voltage harmonic spectrum for RPPWM and TRPWM at the V_1 value of 285V.



Figure 9. Experimental Arrangement



Figure 10. RTL Schematic of Architecture for TRPWM

/topmodule/clk	1																															
/topmodule/rst	0																															
/topmodule/pulse1	0					1		L		1					Л		T						ħ_			Г			ħ_		l	
/topmodule/pulse4	0		TL.		니		٦	П	1		٦Ц		٦	гт	ப					π				٦.		ħ.						L
/topmodule/pulse3	0			٦		٦		L		٦	П	1		L			Th						ħ.						ħ.			
/topmodule/pulse6	0		TL.				ī	П	ī		٦L		1	L_				٦.		TL.		٦.	ЦΓ	٦.		ħ.		٦.	ЦΓ	٦		Ĺ
/topmodule/pulse5	0					٦.		٦L		٦.		٦.		1L		Г							Π.		٦.		٦.	Г	π.			
/topmodule/pulse2	0		TL.		ī		i	Л			ĩЦ		ī	л					Ĺ	π	_Ī	٦.	LГ	٦.		Ť.		٦	LF	٦.	Л	ī
/topmodule/address	00000000	\square	to		\square	\mathbf{x}	\mathbf{n}	1	\square			\mathbf{n}	\mathbf{n}	XD			XIX	11	T	m	\mathbf{x}		TC 1		\square	DC	\square	11	\mathbf{D}			\square
/topmodule/address12	01000010	\Box	to		\square	\mathbf{x}	11	1	\square			\mathbf{n}	\mathbf{n}	XD			XX	11	T	m	\mathbf{x}	$\neg \neg$	TC 1	\square	\square	D	\square	11	\mathbf{D}			\square
/topmodule/address24	10000100	\Box	to		\square	\mathbf{x}	II	1	\square			\mathbf{n}	\mathbf{n}	XD			XIX	11	T	m	\mathbf{x}	$\neg \neg$	TC 1		\square	D	\square	11	\mathbf{D}		\Box	\square
/topmodule/sin0	0000000	\square	TO		\square	X	11	1	\square			\mathbf{n}	11	T			IΪ	ľ		1	χ	X	TC 1	\square	\mathbf{n}	D	\mathbf{n}	11	\mathbf{n}			\square
/topmodule/sin120	0000000	\Box	TO		\supset	\mathbf{x}	11	X				\square	\square	XD			XIX	11	Τ	UL.	\square		DC		\square	DC	\square	11	\mathbf{D}			\square
/topmodule/sin248	0000000				\square	X	11	1				\mathbf{n}	\mathbf{n}	xD			ЛX	11	1	n r			x		\square	DC	\square	11	\mathbf{D}		1	\square
/topmodule/clk10khz	0	M	JU	ா	ЛЛ	ப	ய	υί	ரா	ບບ	π	Л	ໜ	ນມ	ນ	ΠΠ	л	JUU	ນ	ЛЛ	ரா	ໜ	UL.	ПЛ	ப	UL.	лл	ப	UU	ΠΠ	лл	ரு
/topmodule/clk12_5ml	1																															
/topmodule/clk3khz	1			וו		٦				1		1							٦.		٦.		1		1		٦		1			
						_	_	_	_	_		_			_	_	_	_			_		_						-			
/topmodule/triangledat				_														1														
/topmodule/triangledat /topmodule/triangledat	0111111111			_		_	_				_																_			_		_
/topmodule/triangledat /topmodule/triangledat /topmodule/triangledat	000000000000000000000000000000000000000																							_								
/topmodule/triangledat /topmodule/triangledat /topmodule/triangledat /topmodule/co	01111111111 01111111111 011111111111 0	3		_																		_		, 								
/topmodule/triangledat /topmodule/triangledat /topmodule/triangledat /topmodule/co /topmodule/pulsestart	00000000000000000000000000000000000000	3				_																										
/topmodule/triangledat /topmodule/triangledat /topmodule/triangledat /topmodule/pulsestart /topmodule/vulsestart /topmodule/vm	00000000000000000000000000000000000000	3	01101	10																												
Approdule/triangledat Approdule/triangledat Approdule/triangledat Approdule/co Approdule/visestart Approdule/wn Approdule/sinphase0	000000000000 0111111111 0 0 0 0110011010 >>>>>>>>	3	01101	10))	ĩ	Ĩ								x 1	
Appmodule/triangledat Appmodule/triangledat Appmodule/triangledat Appmodule/co Appmodule/co Appmodule/sinphase0 Appmodule/sinphase0	0000000000000 0111111111 0 0 0 0 010011010 0 000000	3									ļ																					Ē
Acpmodule/triangledat Acpmodule/triangledat Acpmodule/congledat Acpmodule/congledat Acpmodule/singhase0 Acpmodule/singhase0 Acpmodule/singhase3	UUUUUUUUUU 0111111111 0111111111 011111111	3		10 1) 1) 1																												
Appmodule/tiiangledal Appmodule/tiiangledal Appmodule/co Appmodule/co Appmodule/pulsetat Appmodule/imphase0 Appmodule/simphase3 Appmodule/simphase3 Appmodule/simphase3	00000000000000000000000000000000000000	3																			1											
Appmodule/tiiangledat Appmodule/tiiangledat Appmodule/tiiangledat Appmodule/co Appmodule/cpulsestart Appmodule/simphase0 Appmodule/simphase3 Appmodule/simphase1 Appmodule/simphase1	UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU	3 01100 111 111 111																			I											
Appmodule/hiangledat Appmodule/hiangledat Appmodule/hiangledat Appmodule/op Appmodule/pulsetat Appmodule/sinphase2 Appmodule/sinphase2 Appmodule/sinphase3 Appmodule/sinphase1 Appmodule/sinphase1 Appmodule/sinphase1	UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU																															
Appmodule/tiiangledat Appmodule/tiiangledat Appmodule/tiiangledat Appmodule/tiiangledat Appmodule/publestat Appmodule/publestat Appmodule/siiphase3 Appmodule/siiphase3 Appmodule/siiphase1 Appmodule/siiphase1 Appmodule/siiphase0	UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU			10 1) 1) 1) 1) 1) 1) 1) 1) 1) 1) 1) 1) 1)																	1											
Acpmodule/hiangledat Acpmodule/hiangledat Acpmodule/hiangledat Acpmodule/opuestat Acpmodule/soule/sou Acpmodule/soule/soule/ Acpmodule/souphase2 Acpmodule/souphase3 Acpmodule/souphase1 Acpmodule/souphase1 Acpmodule/souphase1 Acpmodule/souphase1 Acpmodule/souphase1	UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU	3 01100 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1)																														
Appmodule/triangledat Appmodule/triangledat Appmodule/triangledat Appmodule/triangledat Appmodule/triangledat Appmodule/simphase0 Appmodule/simphase1 Appmodule/simphase1 Appmodule/simphase0 Appmodule/simphase0 Appmodule/simphase0 Appmodule/simphase0 Appmodule/simphase0	UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU																															
Acpmodule/hiangledat Acpmodule/hiangledat Acpmodule/hiangledat Acpmodule/co Acpmodule/co Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat Acpmodule/colectat	UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU																															

Figure 11. Complete Timing Analysis



Figure 12. Line Voltages and Line Currents at Rated Load



Figure 13. Harmonic Spectrum of RPPWM-Experimental



Figure 14. Harmonic Spectrum of TRPWM-Experimental

5. Conclusion

The earlier research effort has sufficiently addressed various issues on PWM-VSI drive of the induction motor. While there exists few issues in such drives, namely, acoustic noise, mechanical vibration, CMV, torque ripple etc. These issues are considered as main interest in this paper. The direct influence of PWM techniques on these issues is obvious. This paper has proposed a kind of RPWM named TRPWM, which is perfect juxtaposition the high performance three phase SVPWM and the randomness like random carrier and random pulse position. This dual randomness is triumphed in improving the metrics like HSF, CMV and torque ripple while the inherent ability of the SVPWM helps in retaining the minimal THD and the boosted voltage gain. For the complete working range, the TRPWM offers lesser HSF and THD. The field programmable gate array (FPGA) based experimentation for the 2.2 kW, 14 Nm induction motor corroborates the simulation denouement and proves that the suggest strategy is prudent. The proposed RPWM can be useful in medium and high power drives to confront issues related to acoustic noises, CMV etc.

References

- G. Chitrakala, N. Stalin and V. Mohan, "A segmented ladder-structured multilevel inverter for switch count remission and dual-mode savvy", Journal of Circuits, Systems and Computers, vol. 27, no. 14, (2018), pp. 1850223 (1-14).
- [2] G. Chitrakala, N. Stalin and V. Mohan, "Normally bypassed cascaded sources multilevel inverter with RGA optimization for reduced output distortion and formulaic passive filter design", Journal of Circuits, Systems and Computers, vol. 29, no. 02, (**2019**), pp. 2050019 (1-21).
- [3] S. Jeevananthan, P. Dananjayan and A. Mohamed Asif Fisal, "A HPWM Method for Thermal Management in a Full-bridge Inverter with Loss Estimation and Electro-Thermal Simulation", AMSE Periodicals of Modeling, Measurement and Control Series B, vol. 73, no. 6, (**2004**), pp. 1-20.
- [4] S. Jeevananthan, P. Dananjayan and G. Pavankumar, "Area Equalization PWM Techniques for Single-Phase Full Bridge Inverter with Fluctuating DC Input", ELEKTRIKA, Faculty of Electrical Engineering Universiti Teknologi, Malaysia, vol. 9, no. 1, (2007), pp. 24-29.
- [5] Umesh E. Hiwase, Shubhada P. Muley and Kishor B. Porate, "Computational Analysis of Inverter Harmonics on the Performance of Three Phase Induction Motor", International Journal of Future Generation Communication and Networking, vol. 12, no. 5, (**2019**), pp. 235 241.

- [6] S. Jeevananthan, P. Dananjayan and S. Venkatesan, "A Novel Modified Carrier PWM Switching Strategy for Single-Phase Full-Bridge Inverter", Iranian Journal of Electrical and Computer Engineering, Summer Fall -Special Section on Power Engineering, vol. 4, no. 2, (2005), pp. 101-108.
- [7] S. Jeevananthan, R. Nandhakumar and P. Dananjayan, "Inverted Sine Carrier for Fundamental Fortification in PWM Inverters and FPGA Based Implementations", Serbian Journal of Electrical Engineering (SJEE), vol. 4, no. 2, (**2007**), pp. 171-187.
- [8] C. Bharatiraja, S. Jeevananthan, JL. Munda and R. Latha, "Improved SVPWM Vector Selection Approaches in OVM Region to Reduce Common-Mode Voltage for Three-Level Neutral Point Clamped Inverter", International Journal of Electrical Power and Energy Systems, vol. 79, (2016), pp. 285–297.
- [9] P. Muthukumar, L. Padmasuresh, K. Eswaramoorthy and S. Jeevananthan, "Critical Analysis of Random Frequency Inverted Sine Carrier PWM Fortification for Half Controlled Bipolar Three Phase Inverters", Journal of Power Electronics, vol. 20, (2020), pp. 479-491.
- [10] J.H. Seo, C.H. Choi and D.S. Hyun, "A New Simplified Space-Vector PWM Method for Three-Level Inverters," IEEE Transactions on Power Electronics, vol. 16, no. 4, (2001), pp. 545-555.
- [11] S. Jeevananthan, S. Rakesh and P. Dananjayan, "A Unified Time Ratio Recursion (TRR) Algorithm for SPWM and TEHPWM Methods: Digital Implementation and Mathematical Analysis", Technical Review-Journal of the Institution of Electronics and Telecommunication Engineers, vol. 22, no. 6, (2006), pp. 423-442.
- [12] V. Mohan, N. Stalin and S. Jeevananthan, "A Tactical Chaos based PWM Technique for Distortion Restraint and Power Spectrum Shaping in Induction Motor Drives", International Journal of Power Electronics and Drive Systems, vol. 5, no. 3, (2015), pp. 383-392.
- [13] V. Mohan, J. Raja, CH. Venkatesh and S. Jeevananthan, "Adaptive LMS Algorithm Based Input Current Harmonic Suppression in AC-DC-AC Drive with Either Constant or Pulsed DC Link", Proceedings of 46th International Universities' Power Engineering Conference (UPEC 2011), Paper-168, South Westphalia University of Applied Sciences, Soest, Germany, (2011) September 5-8.
- [14] A. C. B. Kumar and G. Narayanan, "Variable-Switching Frequency PWM Technique for Induction Motor Drive to Spread Acoustic Noise Spectrum with Reduced Current Ripple", IEEE Transactions on Industry Applications, vol. 52, no. 5, (2016), pp. 3927-3938.
- [15] A. M. Trzynadlowski, F. Blaabjerg, J. K. Pedersen, R. L. Kirlin and S. Legowski, "Random pulse Width Modulation Techniques for Converter-Fed Drive Systems - A Review", IEEE Transactions on Industry Applications, vol. 30, no. 5, (1994), pp. 1166-1175.
- [16] http://ieeexplore.ieee.org/
- [17] Y. Lim, S. Wi, J. Kim and Y. Jung, "A Pseudorandom Carrier Modulation Scheme", IEEE Transactions on Power Electronics, vol. 25, no. 4, (2010), pp. 797-805.
- [18] K. Kim, Y. Jung and Y. Lim, "A New Hybrid Random PWM Scheme", IEEE Transactions on Power Electronics, vol. 24, no. 1, (2009), pp. 192-200.
- [19] P. Muthukumar and P. M. Mary, "A Co-simulation of Random Pulse Width Modulation Generation", Proceedings of International Conference on Circuits, Power and Computing Technologies [ICCPCT-2014], Nagercoil, pp. 1296-1301, (2014) March 20-21.
- [20] V. Krishnakumar, V. Kamaraj and S. Jeevananthan, "Random Pulse Width Modulation Technique for Performance Improvement of Multilevel Inverter Brushless DC Motor Drive", Australian Journal of Basic and Applied Sciences, vol. 9, no. 16, (2015), pp. 162-171.
- [21] R. Boopathi, P. Muthukumar, P. Melba Mary and S. Jeevananthan, "Investigations on Harmonic Spreading Effects of SVPWM Switching Patterns in VSI Fed AC Drives", Proceedings of IEEE International Conference on Advances in Engineering, Science and Management (ICAESM -2012), Nagapattinam, Tamil Nadu, pp. 651-656, (2012) March 2-3.
- [22] S. Das, G. Narayanan and M. Pandey, "Space-Vector-Based Hybrid Pulse Width Modulation Techniques for a Three-Level Inverter", IEEE Transactions on Power Electronics, vol. 29, no. 9, (2014), pp. 4580-4591.
- [23] Jafar Adabi Firouzjaee, "Remediation Strategies of Shaft and Common Mode Voltages in Adjustable Speed Drive Systems", Queensland University of Technology, PhD Thesis, Queensland University of Technology, Australia, (2010).