[1]
S. P. G. et al., “Comparison of Power and Latency Optimised 7T SRAM with Fully Differential 10T SRAM bit-cell”, IJCA, vol. 12, no. 6, pp. 324 - 328, Dec. 2019.