[1]
Pandimeena R, Annapoorani A, Mohnish K, Thanesh S, “Compare and Analysis of N-bit Universal Shift Register using Reversible Logic”, IJCA, vol. 13, no. 02, pp. 526 - 533, Apr. 2020.