(1)
Pandimeena R, Annapoorani A, Mohnish K, Thanesh S. Compare and Analysis of N-Bit Universal Shift Register Using Reversible Logic. IJCA 2020, 13, 526 - 533.