et al. S. FPGA implementation of 1D Median Filter architecture for de-noising application. IJAST [Internet]. 2019Oct.11 [cited 2026Apr.9];28(9):254 -270. Available from: http://sersc.org/journals/index.php/IJAST/article/view/802