Dr. Khaja Mujeebuddin Quadry, D Chandrasekhar Nayak, Munyanaik Kethavath, Lavudi Srilatha. Improved Performance Memory Module Using Verilog HDL. IJAST [Internet]. 2020Apr.4 [cited 2024May4];29(5s):919 -927. Available from: http://sersc.org/journals/index.php/IJAST/article/view/7805