M. Janaki Rani SARN. VLSI Design of Area Efficient Test Data Compression Architecture for IoT Devices. IJAST [Internet]. 2020Mar.19 [cited 2024Apr.26];29(4s):628 -639. Available from: http://sersc.org/journals/index.php/IJAST/article/view/6409