1.
A. Narasimha Reddy YP. TIMING ERROR AVOIDANCE TECHNIQUE USING TIMING CHECKER FLIP-FLOP UNIT FOR HIGH PERFORMANCE DESIGNS. IJAST [Internet]. 2020Mar.11 [cited 2024Mar.28];29(3s):1687 -1692. Available from: http://sersc.org/journals/index.php/IJAST/article/view/6228