M Durga Prakash BVVS. Gate Oxide overlapped Heterojunction Tunneling Transistor based Low Power SRAM Cell Topologies. IJAST [Internet]. 2020Mar.3 [cited 2024May2];29(3):4319 -4329. Available from: http://sersc.org/journals/index.php/IJAST/article/view/5257