Namratha, Md. Bakhar. Power and Area Constrained VLSI Implementation of Viterbi Decoder for High-Speed Communication Systems. IJAST [Internet]. 2020Mar.30 [cited 2024May3];29(3):14698 -. Available from: http://sersc.org/journals/index.php/IJAST/article/view/31957