Taranath H B, Velen Ruben Aranha, Rajesh Kamath. A Review on Power Reduction Techniques in Low Power VLSI Design. IJAST [Internet]. 2020Jun.1 [cited 2024May4];29(7):11162-8. Available from: http://sersc.org/journals/index.php/IJAST/article/view/27534