C.Padmini, JVR Ravindra. Leakage Resilient Adder using Dual Rail, Single Clock Adiabatic Logic against DPA Attacks. IJAST [Internet]. 2020Jun.6 [cited 2024May3];29(04):6120 -6133. Available from: http://sersc.org/journals/index.php/IJAST/article/view/27286