Mrs.V. Jeya Ramya, Mrs.A.Selvarani, L.Ashok Kumar. Design of Modified High Speed Multiplier using Reversible logic and FPGA Implementation in Matrix Multiplication for Image Enhancement. IJAST [Internet]. 2020Jun.1 [cited 2024May7];29(08):3945 -395. Available from: http://sersc.org/journals/index.php/IJAST/article/view/26175