1.
Sree Kumar Reddy D. V., S. Ahmad Saidulu, M. Devi Sai Latha, K. Upendra, M. Meghana. Design of High Sensitivity Gate All Around Nanowire FET. IJAST [Internet]. 2020Jun.6 [cited 2024May7];29(04):4136 -4142. Available from: http://sersc.org/journals/index.php/IJAST/article/view/24791