A1. Hardware Efficient Hybrid Wireless Crypto Processor Using Enhanced Advance And Side-Channel Resistant Authenticated Encryption Standard. IJAST [Internet]. 2020Jun.4 [cited 2024Apr.16];29(12s):2257 -27. Available from: http://sersc.org/journals/index.php/IJAST/article/view/24455