Reddy KS, Suresh HN. FPGA Implementation of Reconfigurable FIR Filter using Vedic Design with CLA Adder. IJAST [Internet]. 2019Sep.25 [cited 2024Jul.18];28(1):144 -161. Available from: http://sersc.org/journals/index.php/IJAST/article/view/228