Kavyashree V, Dr. Naana D K. Implementation of 16-Bit LFSR Logic Gates for Low Power Applications In BIST. IJAST [Internet]. 2020Jun.1 [cited 2024May4];29(10s):3841-9. Available from: http://sersc.org/journals/index.php/IJAST/article/view/20954