Govardhani. Immadi, M. Venkata Narayana, A. Sree Madhuri, D. Bhavya Sree, V. S. Charmila, W. Rachana. Design and Implementation of High Speed Parallel Cyclic Redundancy Check-32 Bit Using Verilog. IJAST [Internet]. 2020May30 [cited 2024May5];29(05):9897 -903. Available from: http://sersc.org/journals/index.php/IJAST/article/view/19468