Rashmi K M, Dr. K N Muralidhara. Design of scan chain using level sensitive flip-flops for VLSI Testing. IJAST [Internet]. 2020May20 [cited 2024May5];29(7):2352-7. Available from: http://sersc.org/journals/index.php/IJAST/article/view/17973