1.
R.Brindha S. A Low Power FPGA Implementation of SHA3 Design. IJAST [Internet]. 2019Nov.21 [cited 2024May4];28(16):188 -205. Available from: http://sersc.org/journals/index.php/IJAST/article/view/1671