Dr.T.Rajendran, O.Vignesh. Optimized Global Routing Techniques for Efficient VLSI Physical Layout Design . IJAST [Internet]. 2020May6 [cited 2024May7];29(06):2570 -2577. Available from: http://sersc.org/journals/index.php/IJAST/article/view/13708