et al. AS. An Efficient VLSI Multiplier Design For Signal Processing. IJAST [Internet]. 2019Nov.4 [cited 2024May6];28(13):308 -320. Available from: http://sersc.org/journals/index.php/IJAST/article/view/1324