et al. MS. FPGA implementation of 1D Median Filter architecture for de-noising application. IJAST [Internet]. 2019Oct.19 [cited 2024Jul.18];28(11):421 -439. Available from: http://sersc.org/journals/index.php/IJAST/article/view/1119