et al., Sharanabasappa. “FPGA Implementation of 1D Median Filter Architecture for De-Noising Application”. International Journal of Advanced Science and Technology 28, no. 9 (October 11, 2019): 254 - 270. Accessed April 9, 2026. http://sersc.org/journals/index.php/IJAST/article/view/802.