M. Janaki RaniS. Anandhi2, R. Neela,. “VLSI Design of Area Efficient Test Data Compression Architecture for IoT Devices”. International Journal of Advanced Science and Technology 29, no. 4s (March 19, 2020): 628 - 639. Accessed April 24, 2024. http://sersc.org/journals/index.php/IJAST/article/view/6409.