et. al, Prem Chakravarthi Pilli. “High Speed and MOSFET Reduction Based 24t Adder for Multiplier Design”. International Journal of Advanced Science and Technology 29, no. 04 (February 2, 2020): 109 - 115. Accessed May 3, 2024. http://sersc.org/journals/index.php/IJAST/article/view/4041.