Namratha, Md. Bakhar. “Power and Area Constrained VLSI Implementation of Viterbi Decoder for High-Speed Communication Systems”. International Journal of Advanced Science and Technology 29, no. 3 (March 30, 2020): 14698 -. Accessed May 4, 2024. http://sersc.org/journals/index.php/IJAST/article/view/31957.