Manoj S, Pavitha U S. “Design of Low-Power and High-Performance Wallace Tree Multiplier With Full Adder Modification”. International Journal of Advanced Science and Technology 29, no. 7 (April 1, 2020): 13627 - 13632. Accessed July 27, 2026. http://sersc.org/journals/index.php/IJAST/article/view/29472.