Taranath H B, Velen Ruben Aranha, Rajesh Kamath. “A Review on Power Reduction Techniques in Low Power VLSI Design”. International Journal of Advanced Science and Technology 29, no. 7 (June 1, 2020): 11162-11168. Accessed May 3, 2024. http://sersc.org/journals/index.php/IJAST/article/view/27534.