C.Padmini, JVR Ravindra. “Leakage Resilient Adder Using Dual Rail, Single Clock Adiabatic Logic Against DPA Attacks”. International Journal of Advanced Science and Technology 29, no. 04 (June 6, 2020): 6120 - 6133. Accessed May 3, 2024. http://sersc.org/journals/index.php/IJAST/article/view/27286.