Nadendla Bhargava Sai , Venna Venkat Kumar, Cheruvu Krishna Chaitanya, Ngangbam Phalguni Singh. “2-Bit Vedic Multiplier Design Using Urdhva-Tiryagbhyam and Modified-Gate Diffusion Input Technique”. International Journal of Advanced Science and Technology 29, no. 06 (May 20, 2020): 5840 - 5848. Accessed May 6, 2024. http://sersc.org/journals/index.php/IJAST/article/view/19863.