Govardhani. Immadi, M. Venkata Narayana, A. Sree Madhuri, D. Bhavya Sree, V. S. Charmila, W. Rachana. “Design and Implementation of High Speed Parallel Cyclic Redundancy Check-32 Bit Using Verilog”. International Journal of Advanced Science and Technology 29, no. 05 (May 30, 2020): 9897 - 9903. Accessed May 5, 2024. http://sersc.org/journals/index.php/IJAST/article/view/19468.