Suma Sannamani, Dr. Manjudevi, Suganya S. “The Tiled Cache Implementation for High Performance Processor”. International Journal of Advanced Science and Technology 29, no. 05 (May 25, 2020): 7430-7438. Accessed May 3, 2024. http://sersc.org/journals/index.php/IJAST/article/view/18237.