Rashmi K M, Dr. K N Muralidhara. “Design of Scan Chain Using Level Sensitive Flip-Flops for VLSI Testing”. International Journal of Advanced Science and Technology 29, no. 7 (May 20, 2020): 2352-2357. Accessed May 4, 2024. http://sersc.org/journals/index.php/IJAST/article/view/17973.