R.Brindha, S.Neelima,. “A Low Power FPGA Implementation of SHA3 Design”. International Journal of Advanced Science and Technology 28, no. 16 (November 21, 2019): 188 - 205. Accessed May 4, 2024. http://sersc.org/journals/index.php/IJAST/article/view/1671.