Dr.T.Rajendran, O.Vignesh. “Optimized Global Routing Techniques for Efficient VLSI Physical Layout Design ”. International Journal of Advanced Science and Technology 29, no. 06 (May 6, 2020): 2570 - 2577. Accessed May 7, 2024. http://sersc.org/journals/index.php/IJAST/article/view/13708.