et al., Mr. Sharanabasappa. “FPGA Implementation of 1D Median Filter Architecture for De-Noising Application”. International Journal of Advanced Science and Technology 28, no. 11 (October 19, 2019): 421 - 439. Accessed July 18, 2024. http://sersc.org/journals/index.php/IJAST/article/view/1119.