et. al, R. K. A. “EFFICIENT PERFORMANCE MODELLING AND IMPLEMENTING LPDIR AND DIR SADC MEMORY CONTROLLER USING VERILOG.”. International Journal of Advanced Science and Technology, Vol. 29, no. 2, Jan. 2020, pp. 2334 -7, http://sersc.org/journals/index.php/IJAST/article/view/3656.