Namratha, Md. Bakhar. “Power and Area Constrained VLSI Implementation of Viterbi Decoder for High-Speed Communication Systems”. International Journal of Advanced Science and Technology, Vol. 29, no. 3, Mar. 2020, pp. 14698 -, http://sersc.org/journals/index.php/IJAST/article/view/31957.