Manoj S, Pavitha U S. “Design of Low-Power and High-Performance Wallace Tree Multiplier With Full Adder Modification”. International Journal of Advanced Science and Technology, Vol. 29, no. 7, Apr. 2020, pp. 13627 -32, http://sersc.org/journals/index.php/IJAST/article/view/29472.